MUL: fix for odd register number
This commit is contained in:
parent
fd95246f2f
commit
493f295efc
1 changed files with 1 additions and 1 deletions
2
cpu.cpp
2
cpu.cpp
|
@ -467,7 +467,7 @@ bool cpu::additional_double_operand_instructions(const uint16_t instr)
|
||||||
int32_t result = R * getGAM(dst_mode, dst_reg, true, false);
|
int32_t result = R * getGAM(dst_mode, dst_reg, true, false);
|
||||||
|
|
||||||
if (reg & 1)
|
if (reg & 1)
|
||||||
setRegister(reg, result >> 16);
|
setRegister(reg, result);
|
||||||
else {
|
else {
|
||||||
setRegister(reg, result & 65535);
|
setRegister(reg, result & 65535);
|
||||||
setRegister(reg + 1, result >> 16);
|
setRegister(reg + 1, result >> 16);
|
||||||
|
|
Loading…
Add table
Reference in a new issue