fix backwards A/W bits
This commit is contained in:
parent
2b3dd0e2ab
commit
cad7658511
1 changed files with 2 additions and 2 deletions
4
mmu.py
4
mmu.py
|
@ -334,8 +334,8 @@ class MemoryMgmt:
|
||||||
# there are no further A/W bit updates to worry about (so they
|
# there are no further A/W bit updates to worry about (so they
|
||||||
# can be cached at that point).
|
# can be cached at that point).
|
||||||
|
|
||||||
W_update = 0o200 if cycle == _CYCLE.WRITE else 0o000
|
W_update = 0o100 if cycle == _CYCLE.WRITE else 0o000
|
||||||
A_update = 0o100 if straps else 0o000
|
A_update = 0o200 if straps else 0o000
|
||||||
|
|
||||||
AW_update = (W_update | A_update)
|
AW_update = (W_update | A_update)
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue