PDP11, VAX: Add device debug help information descriptions

This commit is contained in:
Mark Pizzolato 2015-12-06 18:01:20 -08:00
parent f1d9e749f6
commit 88dde792b7
7 changed files with 50 additions and 52 deletions

View file

@ -971,16 +971,16 @@ void dmc_queue_control_out (CTLR *controller, uint16 sel6);
DEBTAB dmc_debug[] = {
{"TRACE", DBG_TRC},
{"WARN", DBG_WRN},
{"REG", DBG_REG},
{"INTREG", DBG_RGC},
{"INFO", DBG_INF},
{"DATA", DBG_DAT},
{"DATASUM", DBG_DTS},
{"MODEM", DBG_MDM},
{"CONNECT", DBG_CON},
{"INT", DBG_INT},
{"TRACE", DBG_TRC, "trace routine calls"},
{"WARN", DBG_WRN, "warnings"},
{"REG", DBG_REG, "read/write registers"},
{"INTREG", DBG_RGC, "internal read/write registers changes"},
{"INFO", DBG_INF, "informational messages (high level trace)"},
{"DATA", DBG_DAT, "data buffer contents"},
{"DATASUM", DBG_DTS, "data summary"},
{"MODEM", DBG_MDM, "modem related transitions"},
{"CONNECT", DBG_CON, "connection establishment"},
{"INT", DBG_INT, "interrupt activites"},
{0}
};

View file

@ -239,7 +239,7 @@ TMXR dz_desc = { DZ_MUXES * DZ_LINES, 0, 0, NULL }; /* mux descriptor */
/* debugging bitmaps */
#define DBG_REG 0x0001 /* trace read/write registers */
#define DBG_INT 0x0002 /* display transfer requests */
#define DBG_INT 0x0002 /* display interrupt activities */
#define DBG_XMT TMXR_DBG_XMT /* display Transmitted Data */
#define DBG_RCV TMXR_DBG_RCV /* display Received Data */
#define DBG_MDM TMXR_DBG_MDM /* display Modem Signals */
@ -248,14 +248,14 @@ TMXR dz_desc = { DZ_MUXES * DZ_LINES, 0, 0, NULL }; /* mux descriptor */
#define DBG_ASY TMXR_DBG_ASY /* display Asynchronous Activities */
DEBTAB dz_debug[] = {
{"REG", DBG_REG},
{"INT", DBG_INT},
{"XMT", DBG_XMT},
{"RCV", DBG_RCV},
{"MDM", DBG_MDM},
{"CON", DBG_CON},
{"TRC", DBG_TRC},
{"ASY", DBG_ASY},
{"REG", DBG_REG, "read/write registers"},
{"INT", DBG_INT, "interrupt activities"},
{"XMT", DBG_XMT, "Transmitted Data"},
{"RCV", DBG_RCV, "Received Data"},
{"MDM", DBG_MDM, "Modem Signals"},
{"CON", DBG_CON, "connection activities"},
{"TRC", DBG_TRC, "trace routine calls"},
{"ASY", DBG_ASY, "Asynchronous Activities"},
{0}
};

View file

@ -676,11 +676,11 @@ MTAB hk_mod[] = {
};
DEBTAB hk_deb[] = {
{ "OPS", HKDEB_OPS },
{ "RRD", HKDEB_RRD },
{ "RWR", HKDEB_RWR },
{ "INTERRUPT", HKDEB_INT },
{ "TRACE", HKDEB_TRC },
{ "OPS", HKDEB_OPS, "transactions" },
{ "RRD", HKDEB_RRD, "register reads" },
{ "RWR", HKDEB_RWR, "register writes" },
{ "INT", HKDEB_INT, "interrupts" },
{ "TRACE", HKDEB_TRC, "trace" },
{ NULL, 0 }
};

View file

@ -698,11 +698,11 @@ MTAB rp_mod[] = {
#define DBG_DAT 0x0010 /* display transfer data */
DEBTAB rp_debug[] = {
{"TRACE", DBG_TRC},
{"REG", DBG_REG},
{"REQ", DBG_REQ},
{"DISK", DBG_DSK},
{"DATA", DBG_DAT},
{"TRACE", DBG_TRC, "trace routine calls"},
{"REG", DBG_REG, "trace read/write registers"},
{"REQ", DBG_REQ, "display transfer requests"},
{"DISK", DBG_DSK, "display sim_disk activities"},
{"DATA", DBG_DAT, "display transfer data"},
{0}
};

View file

@ -793,12 +793,12 @@ typedef struct {
#define DBG_DAT 0x0020 /* display transfer data */
DEBTAB rq_debug[] = {
{"TRACE", DBG_TRC},
{"INIT", DBG_INI},
{"REG", DBG_REG},
{"REQ", DBG_REQ},
{"DISK", DBG_DSK},
{"DATA", DBG_DAT},
{"TRACE", DBG_TRC, "trace routine calls"},
{"INIT", DBG_INI, "display setup/init sequence info"},
{"REG", DBG_REG, "trace read/write registers"},
{"REQ", DBG_REQ, "display transfer requests"},
{"DISK", DBG_DSK, "display sim_disk activities"},
{"DATA", DBG_DAT, "display transfer data"},
{0}
};

View file

@ -317,8 +317,7 @@ static TMLX vh_parm[VH_MUXES * VH_LINES_ALLOC] = { { 0 } };
/* debugging bitmaps */
#define DBG_REG 0x0001 /* trace read/write registers */
#define DBG_INT 0x0002 /* display transfer requests */
#define DBG_TRC TMXR_DBG_TRC /* trace routine calls */
#define DBG_INT 0x0002 /* display interrupt activities */
#define DBG_XMT TMXR_DBG_XMT /* display Transmitted Data */
#define DBG_RCV TMXR_DBG_RCV /* display Received Data */
#define DBG_MDM TMXR_DBG_MDM /* display Modem Signals */
@ -327,15 +326,14 @@ static TMLX vh_parm[VH_MUXES * VH_LINES_ALLOC] = { { 0 } };
#define DBG_ASY TMXR_DBG_ASY /* display Asynchronous Activities */
DEBTAB vh_debug[] = {
{"REG", DBG_REG},
{"INT", DBG_INT},
{"TRC", DBG_TRC},
{"XMT", DBG_XMT},
{"RCV", DBG_RCV},
{"MDM", DBG_MDM},
{"CON", DBG_CON},
{"TRC", DBG_TRC},
{"ASY", DBG_ASY},
{"REG", DBG_REG, "read/write registers"},
{"INT", DBG_INT, "interrupt activities"},
{"XMT", DBG_XMT, "Transmitted Data"},
{"RCV", DBG_RCV, "Received Data"},
{"MDM", DBG_MDM, "Modem Signals"},
{"CON", DBG_CON, "connection activities"},
{"TRC", DBG_TRC, "trace routine calls"},
{"ASY", DBG_ASY, "Asynchronous Activities"},
{0}
};

View file

@ -221,12 +221,12 @@ REG xua_reg[] = {
{ NULL } };
DEBTAB xu_debug[] = {
{"TRACE", DBG_TRC},
{"WARN", DBG_WRN},
{"REG", DBG_REG},
{"PACKET", DBG_PCK},
{"DATA", DBG_DAT},
{"ETH", DBG_ETH},
{"TRACE", DBG_TRC, "trace routine calls"},
{"WARN", DBG_WRN, "warnings"},
{"REG", DBG_REG, "read/write registers"},
{"PACKET", DBG_PCK, "packet headers"},
{"DATA", DBG_DAT, "packet data"},
{"ETH", DBG_ETH, "ethernet device"},
{0}
};