Removed IOBA_FLOAT and replaced with IOBA_AUTO
This commit is contained in:
parent
0a0b8dbe31
commit
b2ed63f31a
12 changed files with 10 additions and 18 deletions
|
@ -518,7 +518,6 @@ typedef struct pdp_dib DIB;
|
|||
Massbus devices (RP, TU) do not appear in the Unibus IO page */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
/* Processor registers which have I/O page addresses
|
||||
*/
|
||||
|
|
|
@ -353,14 +353,14 @@ MTAB dmc_mod[] = {
|
|||
};
|
||||
|
||||
#define IOLN_DMC 010
|
||||
DIB dmc0_dib = { IOBA_FLOAT, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_FLOAT, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc1_dib = { IOBA_FLOAT, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_FLOAT, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc2_dib = { IOBA_FLOAT, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_FLOAT, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc3_dib = { IOBA_FLOAT, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_FLOAT, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc0_dib = { IOBA_AUTO, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_AUTO, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc1_dib = { IOBA_AUTO, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_AUTO, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc2_dib = { IOBA_AUTO, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_AUTO, {&dmc_rxint, &dmc_txint} };
|
||||
DIB dmc3_dib = { IOBA_AUTO, IOLN_DMC, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_AUTO, {&dmc_rxint, &dmc_txint} };
|
||||
|
||||
#define IOLN_DMP 010
|
||||
|
||||
DIB dmp_dib = { IOBA_FLOAT, IOLN_DMP, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_FLOAT, {&dmc_rxint, &dmc_txint }};
|
||||
DIB dmp_dib = { IOBA_AUTO, IOLN_DMP, &dmc_rd, &dmc_wr, 2, IVCL (DMCRX), VEC_AUTO, {&dmc_rxint, &dmc_txint }};
|
||||
|
||||
DEVICE dmc_dev[] =
|
||||
{
|
||||
|
|
|
@ -1023,7 +1023,7 @@ DEVICE rq_dev = {
|
|||
MSC rqb_ctx = { 1 };
|
||||
|
||||
DIB rqb_dib = {
|
||||
IOBA_FLOAT, IOLN_RQ, &rq_rd, &rq_wr,
|
||||
IOBA_AUTO, IOLN_RQ, &rq_rd, &rq_wr,
|
||||
1, IVCL (RQ), 0, { &rq_inta }
|
||||
};
|
||||
|
||||
|
@ -1095,7 +1095,7 @@ DEVICE rqb_dev = {
|
|||
MSC rqc_ctx = { 2 };
|
||||
|
||||
DIB rqc_dib = {
|
||||
IOBA_FLOAT, IOLN_RQ, &rq_rd, &rq_wr,
|
||||
IOBA_AUTO, IOLN_RQ, &rq_rd, &rq_wr,
|
||||
1, IVCL (RQ), 0, { &rq_inta }
|
||||
};
|
||||
|
||||
|
@ -1167,7 +1167,7 @@ DEVICE rqc_dev = {
|
|||
MSC rqd_ctx = { 3 };
|
||||
|
||||
DIB rqd_dib = {
|
||||
IOBA_FLOAT, IOLN_RQ, &rq_rd, &rq_wr,
|
||||
IOBA_AUTO, IOLN_RQ, &rq_rd, &rq_wr,
|
||||
1, IVCL (RQ), 0, { &rq_inta }
|
||||
};
|
||||
|
||||
|
|
|
@ -345,7 +345,7 @@ static t_stat vh_show_log (FILE *st, UNIT *uptr, int32 val, void *desc);
|
|||
#define IOLN_VH 020
|
||||
|
||||
static DIB vh_dib = {
|
||||
IOBA_FLOAT,
|
||||
IOBA_AUTO,
|
||||
IOLN_VH * VH_MUXES,
|
||||
&vh_rd, /* read */
|
||||
&vh_wr, /* write */
|
||||
|
|
|
@ -198,7 +198,7 @@ DEVICE xu_dev = {
|
|||
|
||||
#define IOLN_XU 010
|
||||
|
||||
DIB xub_dib = { IOBA_FLOAT, IOLN_XU, &xu_rd, &xu_wr,
|
||||
DIB xub_dib = { IOBA_AUTO, IOLN_XU, &xu_rd, &xu_wr,
|
||||
1, IVCL (XU), 0, { &xu_int } };
|
||||
|
||||
UNIT xub_unit[] = {
|
||||
|
|
|
@ -190,7 +190,6 @@ typedef struct {
|
|||
/* Qbus I/O page layout - see pdp11_ui_lib.c for address layout details */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
|
||||
/* The KA610 maintains 4 separate hardware IPL levels, IPL 17 to IPL 14;
|
||||
|
|
|
@ -235,7 +235,6 @@ typedef struct {
|
|||
/* Qbus I/O page layout - see pdp11_ui_lib.c for address layout details */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
|
||||
/* The KA620/KA630 maintains 4 separate hardware IPL levels, IPL 17 to IPL 14;
|
||||
|
|
|
@ -234,7 +234,6 @@ typedef struct {
|
|||
/* Unibus I/O page layout - see pdp11_ui_lib.c for address layout details */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
/* Interrupt assignments; within each level, priority is right to left */
|
||||
|
||||
|
|
|
@ -270,7 +270,6 @@ typedef struct {
|
|||
Massbus devices (RP, TU) do not appear in the Unibus IO page */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
|
||||
/* Interrupt assignments; within each level, priority is right to left */
|
||||
|
|
|
@ -288,7 +288,6 @@ typedef struct {
|
|||
Massbus devices (RP, TU) do not appear in the Unibus IO page */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
|
||||
/* Interrupt assignments; within each level, priority is right to left */
|
||||
|
|
|
@ -322,7 +322,6 @@ typedef struct {
|
|||
Massbus devices (RP, TU) do not appear in the Unibus IO page */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
|
||||
/* Interrupt assignments; within each level, priority is right to left */
|
||||
|
|
|
@ -285,7 +285,6 @@ typedef struct {
|
|||
/* Qbus I/O page layout - see pdp11_ui_lib.c for address layout details */
|
||||
|
||||
#define IOBA_AUTO (0) /* Assigned by Auto Configure */
|
||||
#define IOBA_FLOAT (0) /* Assigned by Auto Configure */
|
||||
|
||||
|
||||
/* The KA65x maintains 4 separate hardware IPL levels, IPL 17 to IPL 14;
|
||||
|
|
Loading…
Add table
Reference in a new issue