folkert/simh-testsetgenerator
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

KA10: Fixed issue with ITS KA quantum clock interrupt.

Browse source 
Start of support for PiDP10 front panel.
      Moved interrupt checking from check_irq_level to clear_interrupt.
      Pending interrupts now saved in IOB_PI.
      Cleanup of KL10 Timer interrupts.
      Minor code cleanup.
This commit is contained in:
Richard Cornwell 2023-01-18 21:11:49 -05:00
parent 1294ef1e83
commit b487b3a7c2
2 changed files with 158 additions and 40 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

182
PDP10/kx10_cpu.c
View file

@ -123,9 +123,23 @@ t_addr AB; /* Memory address buffer */
t_addr PC; /* Program counter */ t_addr PC; /* Program counter */
uint32 IR; /* Instruction register */ uint32 IR; /* Instruction register */
uint64 MI; /* Monitor lights */ uint64 MI; /* Monitor lights */
uint8 MI_flag; /* Monitor flags */
uint8 MI_disable; /* Monitor flag disable */
uint32 FLAGS; /* Flags */ uint32 FLAGS; /* Flags */
uint32 AC; /* Operand accumulator */ uint32 AC; /* Operand accumulator */
uint64 SW; /* Switch register */ uint64 SW; /* Switch register */
uint8 RUN; /* Run flag */
uint8 prog_stop; /* Programmed stop */
#if PIDP10
uint8 sing_inst_sw; /* Execute single inst */
uint8 examine_sw; /* Examine memory */
uint8 deposit_sw; /* Deposit memory */
uint8 xct_sw; /* Execute SW */
uint8 stop_sw; /* Stop simulation */
uint32 rdrin_dev; /* Read in device */
uint8 IX; /* Index register */
uint8 IND; /* Indirect flag */
#endif
#if PDP6 | KA | KI #if PDP6 | KA | KI
t_addr AS; /* Address switches */ t_addr AS; /* Address switches */
#endif #endif
@ -142,13 +156,9 @@ int mem_prot; /* Memory protection flag */
#endif #endif
int nxm_flag; /* Non-existant memory flag */ int nxm_flag; /* Non-existant memory flag */
#if KA | KI #if KA | KI
int nxm_stop; /* Non-existant memory stop flag */
int adr_flag; /* Address break flag */ int adr_flag; /* Address break flag */
int adr_cond; /* Address condition swiches */ int adr_cond; /* Address condition swiches */
#define ADR_IFETCH 020
#define ADR_DFETCH 010
#define ADR_WRITE 004
#define ADR_STOP 002
#define ADR_BREAK 001
#endif #endif
int clk_flg; /* Clock flag */ int clk_flg; /* Clock flag */
int ov_irq; /* Trap overflow */ int ov_irq; /* Trap overflow */
@ -159,6 +169,7 @@ int ill_op; /* Illegal opcode */
int user_io; /* User IO flag */ int user_io; /* User IO flag */
int ex_uuo_sync; /* Execute a UUO op */ int ex_uuo_sync; /* Execute a UUO op */
#endif #endif
uint16 IOB_PI; /* Input bus PI signals */
uint8 PIR; /* Current priority level */ uint8 PIR; /* Current priority level */
uint8 PIH; /* Highest priority */ uint8 PIH; /* Highest priority */
uint8 PIE; /* Priority enable mask */ uint8 PIE; /* Priority enable mask */
@ -301,6 +312,7 @@ int maoff = 0; /* Offset for traps */
uint16 dev_irq[128]; /* Pending irq by device */ uint16 dev_irq[128]; /* Pending irq by device */
t_stat (*dev_tab[128])(uint32 dev, uint64 *data); t_stat (*dev_tab[128])(uint32 dev, uint64 *data);
t_addr (*dev_irqv[128])(uint32 dev, t_addr addr); t_addr (*dev_irqv[128])(uint32 dev, t_addr addr);
t_stat cpu_detach(UNIT *uptr);
t_stat rtc_srv(UNIT * uptr); t_stat rtc_srv(UNIT * uptr);
#if KS #if KS
int32 rtc_tps = 500; int32 rtc_tps = 500;
@ -463,6 +475,8 @@ REG cpu_reg[] = {
{ ORDATAD (PIENB, pi_enable, 7, "Enable Priority System") }, { ORDATAD (PIENB, pi_enable, 7, "Enable Priority System") },
{ ORDATAD (SW, SW, 36, "Console SW Register"), REG_FIT}, { ORDATAD (SW, SW, 36, "Console SW Register"), REG_FIT},
{ ORDATAD (MI, MI, 36, "Memory Indicators"), REG_FIT}, { ORDATAD (MI, MI, 36, "Memory Indicators"), REG_FIT},
{ FLDATAD (MIFLAG, MI_flag, 0, "Memory indicator flag") },
{ FLDATAD (MIDISABLE, MI_disable, 0, "Memory indicator disable") },
#if PDP6 | KA | KI #if PDP6 | KA | KI
{ ORDATAD (AS, AS, 18, "Console AS Register"), REG_FIT}, { ORDATAD (AS, AS, 18, "Console AS Register"), REG_FIT},
#endif #endif
@ -479,6 +493,7 @@ REG cpu_reg[] = {
#endif #endif
{ FLDATAD (NXM, nxm_flag, 0, "Non-existing memory access") }, { FLDATAD (NXM, nxm_flag, 0, "Non-existing memory access") },
#if KA | KI #if KA | KI
{ FLDATAD (NXMSTOP, nxm_stop, 0, "Stop on non-existing memory") },
{ FLDATAD (ABRK, adr_flag, 0, "Address break") }, { FLDATAD (ABRK, adr_flag, 0, "Address break") },
{ ORDATAD (ACOND, adr_cond, 5, "Address condition switches") }, { ORDATAD (ACOND, adr_cond, 5, "Address condition switches") },
#endif #endif
@ -595,6 +610,9 @@ REG cpu_reg[] = {
#if !PDP6 #if !PDP6
{ BRDATA (ETLB, e_tlb, 8, 32, 512), REG_HRO}, { BRDATA (ETLB, e_tlb, 8, 32, 512), REG_HRO},
{ BRDATA (UTLB, u_tlb, 8, 32, 546), REG_HRO}, { BRDATA (UTLB, u_tlb, 8, 32, 546), REG_HRO},
#endif
#if PIDP10
{ ORDATAD (READIN, rdrin_dev, 9, "Readin device")},
#endif #endif
{ NULL } { NULL }
}; };
@ -675,11 +693,10 @@ MTAB cpu_mod[] = {
/* Simulator debug controls */ /* Simulator debug controls */
DEBTAB cpu_debug[] = { DEBTAB cpu_debug[] = {
{"IRQ", DEBUG_IRQ, "Debug IRQ requests"}, {"IRQ", DEBUG_IRQ, "Debug IRQ requests"},
#if !KS
{"CONI", DEBUG_CONI, "Show coni instructions"}, {"CONI", DEBUG_CONI, "Show coni instructions"},
{"CONO", DEBUG_CONO, "Show cono instructions"}, {"CONO", DEBUG_CONO, "Show cono instructions"},
{"DATAIO", DEBUG_DATAIO, "Show datai and datao instructions"}, {"DATAIO", DEBUG_DATAIO, "Show datai and datao instructions"},
#else #if KS
{"DATA", DEBUG_DATA, "Show data transfers"}, {"DATA", DEBUG_DATA, "Show data transfers"},
{"DETAIL", DEBUG_DETAIL, "Show details about device"}, {"DETAIL", DEBUG_DETAIL, "Show details about device"},
{"EXP", DEBUG_EXP, "Show exception information"}, {"EXP", DEBUG_EXP, "Show exception information"},
@ -692,7 +709,7 @@ DEVICE cpu_dev = {
"CPU", &cpu_unit[0], cpu_reg, cpu_mod, "CPU", &cpu_unit[0], cpu_reg, cpu_mod,
1+ITS+KL, 8, 22, 1, 8, 36, 1+ITS+KL, 8, 22, 1, 8, 36,
&cpu_ex, &cpu_dep, &cpu_reset, &cpu_ex, &cpu_dep, &cpu_reset,
NULL, NULL, NULL, NULL, DEV_DEBUG, 0, cpu_debug, NULL, NULL, &cpu_detach, NULL, DEV_DEBUG, 0, cpu_debug,
NULL, NULL, &cpu_help, NULL, NULL, &cpu_description NULL, NULL, &cpu_help, NULL, NULL, &cpu_description
}; };
@ -862,6 +879,7 @@ void set_interrupt(int dev, int lvl) {
if (lvl) { if (lvl) {
dev_irq[dev>>2] = 0200 >> lvl; dev_irq[dev>>2] = 0200 >> lvl;
pi_pending = 1; pi_pending = 1;
IOB_PI |= 0200 >> lvl;
#if DEBUG #if DEBUG
sim_debug(DEBUG_IRQ, &cpu_dev, "set irq %o %o %03o %03o %03o\n", sim_debug(DEBUG_IRQ, &cpu_dev, "set irq %o %o %03o %03o %03o\n",
dev & 0774, lvl, PIE, PIR, PIH); dev & 0774, lvl, PIE, PIR, PIH);
@ -877,6 +895,7 @@ void set_interrupt_mpx(int dev, int lvl, int mpx) {
if (lvl == 1 && mpx != 0) if (lvl == 1 && mpx != 0)
dev_irq[dev>>2] |= mpx << 8; dev_irq[dev>>2] |= mpx << 8;
pi_pending = 1; pi_pending = 1;
IOB_PI |= 0200 >> lvl;
#if DEBUG #if DEBUG
sim_debug(DEBUG_IRQ, &cpu_dev, "set mpx irq %o %o %o %03o %03o %03o\n", sim_debug(DEBUG_IRQ, &cpu_dev, "set mpx irq %o %o %o %03o %03o %03o\n",
dev & 0774, lvl, mpx, PIE, PIR, PIH); dev & 0774, lvl, mpx, PIE, PIR, PIH);
@ -889,7 +908,13 @@ void set_interrupt_mpx(int dev, int lvl, int mpx) {
* Clear the interrupt flag for a device * Clear the interrupt flag for a device
*/ */
void clr_interrupt(int dev) { void clr_interrupt(int dev) {
uint16 lvl;
int i;
dev_irq[dev>>2] = 0; dev_irq[dev>>2] = 0;
/* Update bus PI flags */
for (lvl = i = 0; i < MAX_DEV; i++)
lvl |= dev_irq[i];
IOB_PI = lvl;
#if DEBUG #if DEBUG
if (dev > 4) if (dev > 4)
sim_debug(DEBUG_IRQ, &cpu_dev, "clear irq %o\n", dev & 0774); sim_debug(DEBUG_IRQ, &cpu_dev, "clear irq %o\n", dev & 0774);
@ -924,10 +949,7 @@ int check_irq_level() {
#endif #endif
return 0; return 0;
} }
lvl = IOB_PI;
/* Scan all devices */
for(i = lvl = 0; i < MAX_DEV; i++)
lvl |= dev_irq[i];
if (lvl == 0) if (lvl == 0)
pi_pending = 0; pi_pending = 0;
pi_req = (lvl & PIE) | PIR; pi_req = (lvl & PIE) | PIR;
@ -1100,6 +1122,7 @@ t_stat dev_pi(uint32 dev, uint64 *data) {
} }
#else #else
MI = *data; MI = *data;
MI_flag = !MI_disable;
#ifdef PANDA_LIGHTS #ifdef PANDA_LIGHTS
/* Set lights */ /* Set lights */
ka10_lights_main (*data); ka10_lights_main (*data);
@ -1341,7 +1364,7 @@ t_stat dev_mtr(uint32 dev, uint64 *data) {
*data = mtr_irq; *data = mtr_irq;
if (mtr_enable) if (mtr_enable)
*data |= 02000; *data |= 02000;
*data |= (uint64)mtr_flags << 12; *data |= ((uint64)mtr_flags) << 12;
sim_debug(DEBUG_CONI, &cpu_dev, "CONI MTR %012llo\n", *data); sim_debug(DEBUG_CONI, &cpu_dev, "CONI MTR %012llo\n", *data);
break; break;
@ -1392,7 +1415,9 @@ t_stat dev_tim(uint32 dev, uint64 *data) {
else else
tim_val = (tim_val & 0070000) + 010000 - (int)us; tim_val = (tim_val & 0070000) + 010000 - (int)us;
} }
/* Interval counter */
clr_interrupt(4 << 2); clr_interrupt(4 << 2);
sim_cancel(uptr);
switch(dev & 03) { switch(dev & 03) {
case CONI: case CONI:
/* Interval counter */ /* Interval counter */
@ -1401,11 +1426,9 @@ t_stat dev_tim(uint32 dev, uint64 *data) {
res |= ((uint64)(tim_val & 07777)) << 18; res |= ((uint64)(tim_val & 07777)) << 18;
*data = res; *data = res;
sim_debug(DEBUG_CONI, &cpu_dev, "CONI TIM %012llo\n", *data); sim_debug(DEBUG_CONI, &cpu_dev, "CONI TIM %012llo\n", *data);
return SCPE_OK; break;
case CONO: case CONO:
/* Interval counter */
sim_cancel(uptr);
tim_val &= 037777; /* Clear run bit */ tim_val &= 037777; /* Clear run bit */
tim_per = *data & 07777; tim_per = *data & 07777;
if (*data & 020000) /* Clear overflow and done */ if (*data & 020000) /* Clear overflow and done */
@ -1418,10 +1441,10 @@ t_stat dev_tim(uint32 dev, uint64 *data) {
break; break;
case DATAO: case DATAO:
return SCPE_OK; break;
case DATAI: case DATAI:
return SCPE_OK; break;
} }
/* If timer is on, figure out when it will go off */ /* If timer is on, figure out when it will go off */
if (tim_val & 040000) { if (tim_val & 040000) {
@ -1520,6 +1543,9 @@ t_stat dev_pag(uint32 dev, uint64 *data) {
* Check if the last operation caused a APR IRQ to be generated. * Check if the last operation caused a APR IRQ to be generated.
*/ */
void check_apr_irq() { void check_apr_irq() {
if (nxm_stop && nxm_flag) {
RUN = 0;
}
if (pi_enable && apr_irq) { if (pi_enable && apr_irq) {
int flg = 0; int flg = 0;
clr_interrupt(0); clr_interrupt(0);
@ -1669,6 +1695,9 @@ t_stat dev_pag(uint32 dev, uint64 *data) {
* Check if the last operation caused a APR IRQ to be generated. * Check if the last operation caused a APR IRQ to be generated.
*/ */
void check_apr_irq() { void check_apr_irq() {
if (nxm_stop && nxm_flag) {
RUN = 0;
}
if (pi_enable && apr_irq) { if (pi_enable && apr_irq) {
int flg = 0; int flg = 0;
clr_interrupt(0); clr_interrupt(0);
@ -3217,6 +3246,7 @@ int Mem_read(int flag, int cur_context, int fetch, int mod) {
MB = FM[fm_sel|AB]; MB = FM[fm_sel|AB];
} else { } else {
MB = M[ub_ptr + ac_stack + AB]; MB = M[ub_ptr + ac_stack + AB];
--sim_interval;
} }
if (fetch == 0 && hst_lnt) { if (fetch == 0 && hst_lnt) {
hst[hst_p].mb = MB; hst[hst_p].mb = MB;
@ -3346,7 +3376,7 @@ int page_lookup_its(t_addr addr, int flag, t_addr *loc, int wr, int cur_context,
int page = (RMASK & addr) >> 10; int page = (RMASK & addr) >> 10;
int acc; int acc;
int uf = (FLAGS & USER) != 0; int uf = (FLAGS & USER) != 0;
int ofd = (int)fault_data; int fstr = (fault_data & 0770) == 0;
if (adr_cond && addr == AS) if (adr_cond && addr == AS)
address_conditions (fetch, wr); address_conditions (fetch, wr);
@ -3376,7 +3406,7 @@ int page_lookup_its(t_addr addr, int flag, t_addr *loc, int wr, int cur_context,
/* AC & 8 = Inhibit mem protect, skip */ /* AC & 8 = Inhibit mem protect, skip */
/* Add in MAR checking */ /* Add in MAR checking */
if (addr == (mar & RMASK)) { if (addr == (mar & RMASK) && uf == (((mar >> 18) & 04) != 0)) {
switch((mar >> 18) & 03) { switch((mar >> 18) & 03) {
case 0: break; case 0: break;
case 1: if (fetch) { case 1: if (fetch) {
@ -3456,15 +3486,15 @@ int page_lookup_its(t_addr addr, int flag, t_addr *loc, int wr, int cur_context,
} }
fault: fault:
/* Update fault data, fault address only if new fault */ /* Update fault data, fault address only if new fault */
if ((ofd & 00770) == 0) if (fstr)
fault_addr = (page) | ((uf)? 0400 : 0) | ((data & 01777) << 9); fault_addr = (page) | ((uf)? 0400 : 0) | ((data & 01777) << 9);
if ((xct_flag & 04) == 0) { if ((xct_flag & 04) == 0) {
mem_prot = 1; mem_prot = 1;
fault_data |= 01000; fault_data |= 01000;
check_apr_irq();
} else { } else {
PC = (PC + 1) & RMASK; PC = (PC + 1) & RMASK;
} }
check_apr_irq();
return 0; return 0;
} }
@ -4213,6 +4243,7 @@ int page_lookup(t_addr addr, int flag, t_addr *loc, int wr, int cur_context, int
return 1; return 1;
} }
mem_prot = 1; mem_prot = 1;
check_apr_irq();
return 0; return 0;
} else { } else {
*loc = addr; *loc = addr;
@ -4231,6 +4262,7 @@ int Mem_read(int flag, int cur_context, int fetch, int mod) {
return 1; return 1;
if (addr >= MEMSIZE) { if (addr >= MEMSIZE) {
nxm_flag = 1; nxm_flag = 1;
check_apr_irq();
return 1; return 1;
} }
if (sim_brk_summ && sim_brk_test(AB, SWMASK('R'))) if (sim_brk_summ && sim_brk_test(AB, SWMASK('R')))
@ -4260,6 +4292,7 @@ int Mem_write(int flag, int cur_context) {
return 1; return 1;
if (addr >= MEMSIZE) { if (addr >= MEMSIZE) {
nxm_flag = 1; nxm_flag = 1;
check_apr_irq();
return 1; return 1;
} }
if (sim_brk_summ && sim_brk_test(AB, SWMASK('W'))) if (sim_brk_summ && sim_brk_test(AB, SWMASK('W')))
@ -4396,6 +4429,8 @@ if (sim_step != 0) {
sim_cancel_step(); sim_cancel_step();
} }
RUN = 1;
prog_stop = 0;
#if KS #if KS
reason = SCPE_OK; reason = SCPE_OK;
#else #else
@ -4439,23 +4474,58 @@ if ((reason = build_dev_tab ()) != SCPE_OK) /* build, chk dib_tab */
if (QITS) if (QITS)
load_quantum(); load_quantum();
#endif #endif
RUN = 0;
return reason; return reason;
} }
} }
if (sim_brk_summ && f_load_pc && sim_brk_test(PC, SWMASK('E'))) { if (sim_brk_summ && f_load_pc && sim_brk_test(PC, SWMASK('E'))) {
reason = STOP_IBKPT; reason = STOP_IBKPT;
RUN = 0;
break; break;
} }
if (watch_stop) { if (watch_stop) {
reason = STOP_IBKPT; reason = STOP_IBKPT;
RUN = 0;
break; break;
} }
#if PIDP10
if (examine_sw) { /* Examine memory switch */
AB = AS;
(void)Mem_read(1, 0, 0, 0);
examine_sw = 0;
}
if (deposit_sw) { /* Deposit memory switch */
AB = AS;
MB = SW;
(void)Mem_write(1, 0);
deposit_sw = 0;
}
if (xct_sw) { /* Handle Front panel xct switch */
modify = 0;
xct_flag = 0;
uuo_cycle = 1;
f_pc_inh = 1;
MB = SW;
xct_sw = 0;
goto no_fetch;
}
if (stop_sw) { /* Stop switch set */
RUN = 0;
stop_sw = 0;
}
if (sing_inst_sw) { /* Handle Front panel single instruction */
instr_count = 1;
}
#endif
#if MAGIC_SWITCH #if MAGIC_SWITCH
if (!MAGIC) { if (!MAGIC) {
reason = STOP_MAGIC; reason = STOP_MAGIC;
RUN = 0;
break; break;
} }
#endif /* MAGIC_SWITCH */ #endif /* MAGIC_SWITCH */
@ -4574,6 +4644,10 @@ no_fetch:
AR = MB; AR = MB;
AB = MB & RMASK; AB = MB & RMASK;
ix = GET_XR(MB); ix = GET_XR(MB);
#if PIDP10
IX = ix; /* Save these in variable so display can show them */
IND = ind;
#endif
if (ix) { if (ix) {
#if KL | KS #if KL | KS
if (((xct_flag & 8) != 0 && !ptr_flg) || if (((xct_flag & 8) != 0 && !ptr_flg) ||
@ -4731,7 +4805,7 @@ st_pi:
for (f = 1; f < MAX_DEV; f++) { for (f = 1; f < MAX_DEV; f++) {
if (dev_irq[f] & pi_mask) { if (dev_irq[f] & pi_mask) {
AB = uba_get_vect(AB, pi_mask, f); AB = uba_get_vect(AB, pi_mask, f);
dev_irq[f] = 0; clr_interrupt(f << 2);
break; break;
} }
} }
@ -4795,10 +4869,10 @@ st_pi:
/* Update history */ /* Update history */
if (hst_lnt) { if (hst_lnt) {
if (PC >= 020) if (PC != 017)
hst_p = hst_p + 1; hst_p = hst_p + 1;
if (hst_p >= hst_lnt) { if (hst_p >= hst_lnt) {
hst_p = 0; hst_p = 0;
} }
hst[hst_p].pc = HIST_PC | ((BYF5)? (HIST_PC2|PC) : IA); hst[hst_p].pc = HIST_PC | ((BYF5)? (HIST_PC2|PC) : IA);
hst[hst_p].ea = AB; hst[hst_p].ea = AB;
@ -5936,8 +6010,8 @@ dpnorm:
#endif #endif
case 0124: /* DMOVEM */ case 0124: /* DMOVEM */
#if KS
MQ = get_reg(AC + 1); MQ = get_reg(AC + 1);
#if KS
if ((FLAGS & BYTI) == 0) { if ((FLAGS & BYTI) == 0) {
IA = AB; IA = AB;
AB = (AB + 1) & RMASK; AB = (AB + 1) & RMASK;
@ -5961,13 +6035,9 @@ dpnorm:
goto last; goto last;
FLAGS |= BYTI; FLAGS |= BYTI;
} }
MQ = get_reg(AC + 1);
if ((FLAGS & BYTI)) { if ((FLAGS & BYTI)) {
AB = (AB + 1) & RMASK; AB = (AB + 1) & RMASK;
MB = MQ; MB = MQ;
#if KL
FLAGS &= ~BYTI;
#endif
if (Mem_write(0, 0)) if (Mem_write(0, 0))
goto last; goto last;
FLAGS &= ~BYTI; FLAGS &= ~BYTI;
@ -6117,6 +6187,7 @@ dpnorm:
if ((AB + 8) >= MEMSIZE) { if ((AB + 8) >= MEMSIZE) {
fault_data |= 0400; fault_data |= 0400;
mem_prot = 1; mem_prot = 1;
check_apr_irq();
break; break;
} }
MB = ((uint64)age) << 27 | MB = ((uint64)age) << 27 |
@ -6150,6 +6221,7 @@ dpnorm:
if ((AB + 8) >= MEMSIZE) { if ((AB + 8) >= MEMSIZE) {
fault_data |= 0400; fault_data |= 0400;
mem_prot = 1; mem_prot = 1;
check_apr_irq();
break; break;
} }
MB = M[AB]; /* WD 0 */ MB = M[AB]; /* WD 0 */
@ -6187,17 +6259,19 @@ dpnorm:
MB = M[AB]; /* WD 7 */ MB = M[AB]; /* WD 7 */
ac_stack = (uint32)MB; ac_stack = (uint32)MB;
page_enable = 1; page_enable = 1;
check_apr_irq();
} }
/* AC & 2 = Clear TLB */ /* AC & 2 = Clear TLB */
if (AC & 2) { if (AC & 2) {
for (f = 0; f < 512; f++) for (f = 0; f < 512; f++)
e_tlb[f] = u_tlb[f] = 0; e_tlb[f] = u_tlb[f] = 0;
mem_prot = 0; mem_prot = 0;
check_apr_irq();
} }
/* AC & 4 = Set Prot Interrupt */ /* AC & 4 = Set Prot Interrupt */
if (AC & 4) { if (AC & 4) {
mem_prot = 1; mem_prot = 1;
set_interrupt(0, apr_irq); check_apr_irq();
} }
break; break;
} }
@ -6587,11 +6661,11 @@ ldb_ptr:
} }
#endif #endif
} else { } else {
#if KL | KS
ptr_flg = 0;
#endif
#if KL #if KL
ld_exe: ld_exe:
#endif
#if KL | KS
ptr_flg = 0;
#endif #endif
f = 0; f = 0;
#if !KS #if !KS
@ -8557,6 +8631,8 @@ jrstf:
#endif #endif
goto muuo; goto muuo;
} else { } else {
RUN = 0;
prog_stop = 1;
reason = STOP_HALT; reason = STOP_HALT;
} }
break; break;
@ -8619,6 +8695,8 @@ jrstf:
#endif #endif
goto muuo; goto muuo;
} else { } else {
RUN = 0;
prog_stop = 1;
reason = STOP_HALT; reason = STOP_HALT;
} }
} }
@ -8883,6 +8961,11 @@ jrstf:
glb_sect = 0; glb_sect = 0;
#endif #endif
BR = AOB(BR); BR = AOB(BR);
#if KL_ITS
if (QITS && one_p_arm) /* Don't clear traps if 1proc */
FLAGS &= ~ (BYTI);
else
#endif
FLAGS &= ~ (BYTI|ADRFLT|TRP1|TRP2); FLAGS &= ~ (BYTI|ADRFLT|TRP1|TRP2);
if (BR & C1) { if (BR & C1) {
#if KI | KL | KS #if KI | KL | KS
@ -12196,6 +12279,7 @@ last:
} }
} }
/* Should never get here */ /* Should never get here */
RUN = 0;
#if ITS #if ITS
if (QITS) if (QITS)
load_quantum(); load_quantum();
@ -13459,6 +13543,7 @@ qua_srv(UNIT * uptr)
{ {
if ((fault_data & 1) == 0 && pi_enable && !pi_pending && (FLAGS & USER) != 0) { if ((fault_data & 1) == 0 && pi_enable && !pi_pending && (FLAGS & USER) != 0) {
mem_prot = 1; mem_prot = 1;
check_apr_irq();
} }
qua_time = BIT17; qua_time = BIT17;
return SCPE_OK; return SCPE_OK;
@ -13503,8 +13588,16 @@ static const char *pdp10_clock_precalibrate_commands[] = {
t_stat cpu_reset (DEVICE *dptr) t_stat cpu_reset (DEVICE *dptr)
{ {
int i; int i;
static int initialized = 0;
if (!initialized) {
initialized = 1;
#if PIDP10
pi_panel_start();
#endif
}
sim_debug(DEBUG_CONO, dptr, "CPU reset\n"); sim_debug(DEBUG_CONO, dptr, "CPU reset\n");
BYF5 = uuo_cycle = 0; RUN = BYF5 = uuo_cycle = 0;
#if KA | PDP6 #if KA | PDP6
Pl = Ph = 01777; Pl = Ph = 01777;
Rl = Rh = Pflag = 0; Rl = Rh = Pflag = 0;
@ -13519,8 +13612,8 @@ t_stat cpu_reset (DEVICE *dptr)
#if KA | KI #if KA | KI
adr_flag = 0; adr_flag = 0;
#endif #endif
nxm_flag = clk_flg = 0; MI_flag = prog_stop = nxm_flag = clk_flg = 0;
PIR = PIH = PIE = pi_enable = parity_irq = 0; IOB_PI = PIR = PIH = PIE = pi_enable = parity_irq = 0;
pi_pending = pi_enc = apr_irq = 0; pi_pending = pi_enc = apr_irq = 0;
ov_irq =fov_irq =clk_en =clk_irq = 0; ov_irq =fov_irq =clk_en =clk_irq = 0;
pi_restore = pi_hold = 0; pi_restore = pi_hold = 0;
@ -13655,6 +13748,15 @@ else {
return SCPE_OK; return SCPE_OK;
} }
/* Called at close of simulator */
t_stat cpu_detach (UNIT *uptr)
{
#if PIDP10
pi_panel_stop();
#endif
return SCPE_OK;
}
/* Memory size change */ /* Memory size change */
t_stat cpu_set_size (UNIT *uptr, int32 sval, CONST char *cptr, void *desc) t_stat cpu_set_size (UNIT *uptr, int32 sval, CONST char *cptr, void *desc)

16
PDP10/kx10_defs.h
View file

@ -99,6 +99,10 @@
#define MAGIC_SWITCH 0 #define MAGIC_SWITCH 0
#endif #endif
#ifndef PIDP10 /* PiDP10 front panel support. */
#define PIDP10 0
#endif
/* MPX interrupt multiplexer for ITS systems */ /* MPX interrupt multiplexer for ITS systems */
#define MPX_DEV ITS #define MPX_DEV ITS
@ -159,6 +163,7 @@ typedef t_uint64 uint64;
#define DEBUG_CONO 0x0000040 /* Show CONO instructions */ #define DEBUG_CONO 0x0000040 /* Show CONO instructions */
#define DEBUG_DATAIO 0x0000100 /* Show DATAI/O instructions */ #define DEBUG_DATAIO 0x0000100 /* Show DATAI/O instructions */
#define DEBUG_IRQ 0x0000200 /* Show IRQ requests */ #define DEBUG_IRQ 0x0000200 /* Show IRQ requests */
#define DEBUG_TRACE 0x0000400 /* Trace cpu instruction execution */
extern DEBTAB dev_debug[]; extern DEBTAB dev_debug[];
extern DEBTAB crd_debug[]; extern DEBTAB crd_debug[];
@ -208,6 +213,12 @@ extern DEBTAB crd_debug[];
#define IOCTL 00000017000000LL #define IOCTL 00000017000000LL
#endif #endif
#define ADR_IFETCH 020
#define ADR_DFETCH 010
#define ADR_WRITE 004
#define ADR_STOP 002
#define ADR_BREAK 001
/* IRQ Flags in APR */ /* IRQ Flags in APR */
#if KL #if KL
#define SWP_DONE 0000020 /* Cache sweep done */ #define SWP_DONE 0000020 /* Cache sweep done */
@ -833,4 +844,9 @@ extern UNIT auxcpu_unit[];
//extern UNIT slave_unit[]; //extern UNIT slave_unit[];
#endif #endif
#if PIDP10
void pi_panel_start();
void pi_panel_stop();
#endif
#endif #endif