PDP11: Updating doc for RS03/RS04 and RHC from Bob Supnik
This commit is contained in:
parent
4387c5bc6d
commit
cc0ccb43b6
3 changed files with 49 additions and 7 deletions
|
@ -179,7 +179,8 @@ void mba_clr_int (uint32 mb);
|
||||||
void mba_upd_cs1 (uint32 set, uint32 clr, uint32 mb);
|
void mba_upd_cs1 (uint32 set, uint32 clr, uint32 mb);
|
||||||
void mba_set_cs2 (uint32 flg, uint32 mb);
|
void mba_set_cs2 (uint32 flg, uint32 mb);
|
||||||
uint32 mba_map_pa (int32 pa, int32 *ofs);
|
uint32 mba_map_pa (int32 pa, int32 *ofs);
|
||||||
DEVICE mba0_dev, mba1_dev;
|
t_stat rh_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, char *cptr);
|
||||||
|
char *rh_description (DEVICE *dptr);
|
||||||
|
|
||||||
extern uint32 Map_Addr (uint32 ba);
|
extern uint32 Map_Addr (uint32 ba);
|
||||||
|
|
||||||
|
@ -316,21 +317,27 @@ DEVICE mba_dev[] = {
|
||||||
1, 0, 0, 0, 0, 0,
|
1, 0, 0, 0, 0, 0,
|
||||||
NULL, NULL, &mba_reset,
|
NULL, NULL, &mba_reset,
|
||||||
NULL, NULL, NULL,
|
NULL, NULL, NULL,
|
||||||
&mba0_dib, DEV_DEBUG | DEV_DISABLE | DEV_UBUS | DEV_QBUS
|
&mba0_dib, DEV_DEBUG | DEV_DISABLE | DEV_UBUS | DEV_QBUS, 0,
|
||||||
|
NULL, NULL, NULL, &rh_help, NULL, NULL,
|
||||||
|
&rh_description
|
||||||
},
|
},
|
||||||
{
|
{
|
||||||
"RHB", &mba1_unit, mba1_reg, mba1_mod,
|
"RHB", &mba1_unit, mba1_reg, mba1_mod,
|
||||||
1, 0, 0, 0, 0, 0,
|
1, 0, 0, 0, 0, 0,
|
||||||
NULL, NULL, &mba_reset,
|
NULL, NULL, &mba_reset,
|
||||||
NULL, NULL, NULL,
|
NULL, NULL, NULL,
|
||||||
&mba1_dib, DEV_DEBUG | DEV_DISABLE | DEV_DIS | DEV_UBUS | DEV_QBUS
|
&mba1_dib, DEV_DEBUG | DEV_DISABLE | DEV_UBUS | DEV_QBUS, 0,
|
||||||
|
NULL, NULL, NULL, &rh_help, NULL, NULL,
|
||||||
|
&rh_description
|
||||||
},
|
},
|
||||||
{
|
{
|
||||||
"RHC", &mba2_unit, mba2_reg, mba2_mod,
|
"RHC", &mba2_unit, mba2_reg, mba2_mod,
|
||||||
1, 0, 0, 0, 0, 0,
|
1, 0, 0, 0, 0, 0,
|
||||||
NULL, NULL, &mba_reset,
|
NULL, NULL, &mba_reset,
|
||||||
NULL, NULL, NULL,
|
NULL, NULL, NULL,
|
||||||
&mba2_dib, DEV_DEBUG | DEV_DISABLE | DEV_DIS | DEV_UBUS | DEV_QBUS
|
&mba2_dib, DEV_DEBUG | DEV_DISABLE | DEV_UBUS | DEV_QBUS, 0,
|
||||||
|
NULL, NULL, NULL, &rh_help, NULL, NULL,
|
||||||
|
&rh_description
|
||||||
}
|
}
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -917,3 +924,37 @@ if (dibp->ack[0]) /* set abort dispatch */
|
||||||
return SCPE_OK;
|
return SCPE_OK;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
t_stat rh_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, char *cptr)
|
||||||
|
{
|
||||||
|
const char *const text =
|
||||||
|
/*567901234567890123456789012345678901234567890123456789012345678901234567890*/
|
||||||
|
" RH70/RH11 Massbus adapters (RHA, RHB, RHC)\n"
|
||||||
|
"\n"
|
||||||
|
" The RH70/RH11 Massbus adapters interface Massbus peripherals to the memory\n"
|
||||||
|
" bus or Unibus of the CPU. The simulator provides three Massbus adapters.\n"
|
||||||
|
" The first, RHA, is configured for the RP family of disk drives. The\n"
|
||||||
|
" second, RHB, is configured for the TU family of tape controllers. The\n"
|
||||||
|
" third, RHC, is configured for the RS family of fixed head disks. By\n"
|
||||||
|
" default, RHA is enabled, and RHB and RHC are disabled. In a Unibus system,\n"
|
||||||
|
" the RH adapters implement 22b addressing for the 11/70 and 18b addressing\n"
|
||||||
|
" for all other models. In a Qbus system, the RH adapters always implement\n"
|
||||||
|
" 22b addressing.\n"
|
||||||
|
/*567901234567890123456789012345678901234567890123456789012345678901234567890*/
|
||||||
|
"\n";
|
||||||
|
fprintf (st, "%s", text);
|
||||||
|
fprint_show_help (st, dptr);
|
||||||
|
fprintf (st, "\nEach RH adapter implements these registers:\n");
|
||||||
|
fprint_reg_help (st, dptr);
|
||||||
|
return SCPE_OK;
|
||||||
|
}
|
||||||
|
|
||||||
|
char *rh_description (DEVICE *dptr)
|
||||||
|
{
|
||||||
|
if (dptr == &mba_dev[0])
|
||||||
|
return "RH70/RH11 Massbus adapter (for RP)";
|
||||||
|
else
|
||||||
|
if (dptr == &mba_dev[1])
|
||||||
|
return "RH70/RH11 Massbus adapter (for TU)";
|
||||||
|
else
|
||||||
|
return "RH70/RH11 Massbus adapter (for RS)";
|
||||||
|
}
|
||||||
|
|
|
@ -702,7 +702,8 @@ return SCPE_OK;
|
||||||
t_stat rs_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, char *cptr)
|
t_stat rs_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, char *cptr)
|
||||||
{
|
{
|
||||||
fprintf (st, "RS03/RS04 Massbus disk controller (RS)\n\n");
|
fprintf (st, "RS03/RS04 Massbus disk controller (RS)\n\n");
|
||||||
fprintf (st, "Options include the ability to set units write enabled or write locked,\n");
|
fprintf (st, "The RS controller implements the Massbus family fixed head disks. RS\n");
|
||||||
|
fprintf (st, "options include the ability to set units write enabled or write locked,\n");
|
||||||
fprintf (st, "to set the drive type to RS03, RS04, or autosize:\n\n");
|
fprintf (st, "to set the drive type to RS03, RS04, or autosize:\n\n");
|
||||||
fprint_set_help (st, dptr);
|
fprint_set_help (st, dptr);
|
||||||
fprint_show_help (st, dptr);
|
fprint_show_help (st, dptr);
|
||||||
|
@ -713,8 +714,8 @@ fprintf (st, "\nError handling is as follows:\n\n");
|
||||||
fprintf (st, " error STOP_IOE processed as\n");
|
fprintf (st, " error STOP_IOE processed as\n");
|
||||||
fprintf (st, " not attached 1 report error and stop\n");
|
fprintf (st, " not attached 1 report error and stop\n");
|
||||||
fprintf (st, " 0 disk not ready\n\n");
|
fprintf (st, " 0 disk not ready\n\n");
|
||||||
fprintf (st, " end of file x assume rest of disk is zero\n");
|
fprintf (st, "RS data files are buffered in memory; therefore, end of file and OS I/O\n");
|
||||||
fprintf (st, " OS I/O error x report error and stop\n");
|
fprintf (st, "errors cannot occur.\n");
|
||||||
return SCPE_OK;
|
return SCPE_OK;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Binary file not shown.
Loading…
Add table
Reference in a new issue