folkert/simh-testsetgenerator
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
simh-testsetgenerator/PDP11/pdp11_tm.c
Mark Pizzolato f0d41f15d7 PDP11: Fix to correctly set PS value on CPU reset to reflect the model specific ways real hardware behaved. (from Bob Supnik) 
Here's a PDP11 SIMH bug as old as the simulator itself: the reset_cpu routine sets the PS to 340 (interrupts disabled). This causes some versions of Lunar Lander not to work. In fact, the initial state of the PS is not architecturally standardized:

      04: cleared (from schematics)
      05: cleared (from manual)
      20: cleared (from schematics)
      34: cleared (from schematics), set to 340 on boot?
      40: cleared (from schematics)
      44: cleared on init, set to 340 on boot (from schematics, manual)
      45: cleared (from schematics)
      60: cleared (from schematics)
      70: cleared (from schematics)
      T11: set to 340 (from spec)
      LSI11, F11: 4 mode behavior (from memory on power recovery, cleared on GO, 340 on boot, mode 3 undefined)
      J11: 4 mode behavior (from memory on power recovery, cleared on GO, 340 on boot, 340 on jump to  custom PROM)

The story seems to be this. All non-VLSI PDP11s used TTL chips to implement the PS, either discrete flip-flops, or 4b registers, or both.
Starting with the first system, the 11/20, they were wired clear on the processor INIT signal (power-up or front panel START switch), so that all internal state started as 0. This worked fine, because START also reset the Unibus and cleared all interrupt enables. So even though the processor was as IPL = 0, no interrupts were possible. Then along came the LSI11...

The LSI11 implemented a line-time clock with NO INTERRUPT DISABLE. Thus, if IPL was left at 0 and a bootstrap routine from a slow device was started (e.g., a floppy drive), the clock would tick, and an interrupt would occur, before the bootstrap routine finished. Because no vectors were set up, the processor would crash. So the LSI11 started the practice, carried over to all later PDP11 VLSI chips, of setting the PS to 340 before jumping to a boot ROM.

The T11 did this in all modes of startup, because its only startup behavior was to jump to a "boot" routine. It did not have a console of any kind.

Accordingly, it appears that the cpu_reset routine needs to set the PS based on the processor model. Further, all boot routines need to set the PS to 0 or 340 based on the processor model. (It's probably safe for boot routines just to set the PS to 340, but it's not technically
accurate.)
2013-10-27 05:30:13 -07:00

795 lines
33 KiB
C
Raw Blame History

/* pdp11_tm.c: PDP-11 magnetic tape simulator
Copyright (c) 1993-2013, Robert M Supnik
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sublicense,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
Except as contained in this notice, the name of Robert M Supnik shall not be
used in advertising or otherwise to promote the sale, use or other dealings
in this Software without prior written authorization from Robert M Supnik.
tm TM11/TU10 magtape
23-Oct-13 RMS Revised for new boot setup routine
16-Feb-06 RMS Added tape capacity checking
31-Oct-05 RMS Fixed address width for large files
16-Aug-05 RMS Fixed C++ declaration and cast problems
07-Jul-05 RMS Removed extraneous externs
18-Mar-05 RMS Added attached test to detach routine
07-Dec-04 RMS Added read-only file support
30-Sep-04 RMS Revised Unibus interface
25-Jan-04 RMS Revised for device debug support
29-Dec-03 RMS Added 18b Qbus support
25-Apr-03 RMS Revised for extended file support
28-Mar-03 RMS Added multiformat support
28-Feb-03 RMS Revised for magtape library, added logging
30-Oct-02 RMS Revised BOT handling, added error record handling
30-Sep-02 RMS Added variable address support to bootstrap
Added vector change/display support
Changed mapping mnemonics
New data structures
Updated error handling
28-Aug-02 RMS Added end of medium support
30-May-02 RMS Widened POS to 32b
22-Apr-02 RMS Fixed max record length, first block bootstrap
(Jonathan Engdahl)
26-Jan-02 RMS Revised bootstrap to conform to M9312
06-Jan-02 RMS Revised enable/disable support
30-Nov-01 RMS Added read only unit, extended SET/SHOW support
24-Nov-01 RMS Converted UST, POS, FLG to arrays
09-Nov-01 RMS Added bus map support
18-Oct-01 RMS Added stub diagnostic register (Thord Nilson)
07-Sep-01 RMS Revised device disable and interrupt mechanisms
26-Apr-01 RMS Added device enable/disable support
18-Apr-01 RMS Changed to rewind tape before boot
14-Apr-99 RMS Changed t_addr to unsigned
04-Oct-98 RMS V2.4 magtape format
10-May-98 RMS Fixed bug with non-zero unit operation (Steven Schultz)
09-May-98 RMS Fixed problems in bootstrap (Steven Schultz)
10-Apr-98 RMS Added 2nd block bootstrap (John Holden)
31-Jul-97 RMS Added bootstrap (Ethan Dicks)
22-Jan-97 RMS V2.3 magtape format
18-Jan-97 RMS Fixed double interrupt, error flag bugs
29-Jun-96 RMS Added unit disable support
Magnetic tapes are represented as a series of variable 8b records
of the form:
32b record length in bytes - exact number
byte 0
byte 1
:
byte n-2
byte n-1
32b record length in bytes - exact number
If the byte count is odd, the record is padded with an extra byte
of junk. File marks are represented by a single record length of 0.
End of tape is two consecutive end of file marks.
*/
#include "pdp11_defs.h"
#include "sim_tape.h"
#define TM_NUMDR 8 /* #drives */
#define USTAT u3 /* unit status */
/* Command - tm_cmd */
#define MTC_ERR (1 << CSR_V_ERR) /* error */
#define MTC_V_DEN 13 /* density */
#define MTC_M_DEN 03
#define MTC_DEN (MTC_M_DEN << MTC_V_DEN)
#define MTC_INIT 0010000 /* init */
#define MTC_LPAR 0004000 /* parity select */
#define MTC_V_UNIT 8 /* unit */
#define MTC_M_UNIT 07
#define MTC_UNIT (MTC_M_UNIT << MTC_V_UNIT)
#define MTC_DONE (1 << CSR_V_DONE) /* done */
#define MTC_IE (1 << CSR_V_IE) /* interrupt enable */
#define MTC_V_EMA 4 /* ext mem address */
#define MTC_M_EMA 03
#define MTC_EMA (MTC_M_EMA << MTC_V_EMA)
#define MTC_V_FNC 1 /* function */
#define MTC_M_FNC 07
#define MTC_UNLOAD 00
#define MTC_READ 01
#define MTC_WRITE 02
#define MTC_WREOF 03
#define MTC_SPACEF 04
#define MTC_SPACER 05
#define MTC_WREXT 06
#define MTC_REWIND 07
#define MTC_FNC (MTC_M_FNC << MTC_V_FNC)
#define MTC_GO (1 << CSR_V_GO) /* go */
#define MTC_RW (MTC_DEN | MTC_LPAR | MTC_UNIT | MTC_IE | \
MTC_EMA | MTC_FNC)
#define GET_EMA(x) (((x) & MTC_EMA) << (16 - MTC_V_EMA))
#define GET_UNIT(x) (((x) >> MTC_V_UNIT) & MTC_M_UNIT)
#define GET_FNC(x) (((x) >> MTC_V_FNC) & MTC_M_FNC)
/* Status - stored in tm_sta or (*) uptr->USTAT or (+) calculated */
#define STA_ILL 0100000 /* illegal */
#define STA_EOF 0040000 /* *end of file */
#define STA_CRC 0020000 /* CRC error */
#define STA_PAR 0010000 /* parity error */
#define STA_DLT 0004000 /* data late */
#define STA_EOT 0002000 /* +end of tape */
#define STA_RLE 0001000 /* rec lnt error */
#define STA_BAD 0000400 /* bad tape error */
#define STA_NXM 0000200 /* non-existent mem */
#define STA_ONL 0000100 /* *online */
#define STA_BOT 0000040 /* *start of tape */
#define STA_7TK 0000020 /* 7 track */
#define STA_SDN 0000010 /* settle down */
#define STA_WLK 0000004 /* *write locked */
#define STA_REW 0000002 /* *rewinding */
#define STA_TUR 0000001 /* +unit ready */
#define STA_CLR (STA_7TK | STA_SDN) /* always clear */
#define STA_DYN (STA_EOF | STA_EOT | STA_ONL | STA_BOT | \
STA_WLK | STA_REW | STA_TUR) /* dynamic */
#define STA_EFLGS (STA_ILL | STA_EOF | STA_CRC | STA_PAR | \
STA_DLT | STA_EOT | STA_RLE | STA_BAD | STA_NXM)
/* set error */
/* Read lines - tm_rdl */
#define RDL_CLK 0100000 /* 10 Khz clock */
extern uint16 *M; /* memory */
extern int32 int_req[IPL_HLVL];
uint8 *tmxb = NULL; /* xfer buffer */
int32 tm_sta = 0; /* status register */
int32 tm_cmd = 0; /* command register */
int32 tm_ca = 0; /* current address */
int32 tm_bc = 0; /* byte count */
int32 tm_db = 0; /* data buffer */
int32 tm_rdl = 0; /* read lines */
int32 tm_time = 10; /* record latency */
int32 tm_stopioe = 1; /* stop on error */
DEVICE tm_dev;
t_stat tm_rd (int32 *data, int32 PA, int32 access);
t_stat tm_wr (int32 data, int32 PA, int32 access);
t_stat tm_svc (UNIT *uptr);
t_stat tm_reset (DEVICE *dptr);
t_stat tm_attach (UNIT *uptr, char *cptr);
t_stat tm_detach (UNIT *uptr);
t_stat tm_boot (int32 unitno, DEVICE *dptr);
void tm_go (UNIT *uptr);
int32 tm_updcsta (UNIT *uptr);
void tm_set_done (void);
t_stat tm_map_err (UNIT *uptr, t_stat st);
t_stat tm_vlock (UNIT *uptr, int32 val, char *cptr, void *desc);
t_stat tm_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, char *cptr);
char *tm_description (DEVICE *dptr);
/* MT data structures
tm_dev MT device descriptor
tm_unit MT unit list
tm_reg MT register list
tm_mod MT modifier list
*/
#define IOLN_TM 014
DIB tm_dib = {
IOBA_AUTO, IOLN_TM, &tm_rd, &tm_wr,
1, IVCL (TM), VEC_AUTO, { NULL }, IOLN_TM,
};
UNIT tm_unit[] = {
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) },
{ UDATA (&tm_svc, UNIT_ATTABLE + UNIT_ROABLE +UNIT_DISABLE, 0) }
};
REG tm_reg[] = {
{ ORDATAD (MTS, tm_sta, 16, "status") },
{ ORDATAD (MTC, tm_cmd, 16, "command") },
{ ORDATAD (MTCMA, tm_ca, 16, "memory address") },
{ ORDATAD (MTBRC, tm_bc, 16, "byte/record count") },
{ ORDATAD (MTD, tm_db, 8, "data buffer") },
{ ORDATAD (MTRD, tm_rdl, 16, "read lines") },
{ FLDATAD (INT, IREQ (TM), INT_V_TM, "interrupt pending flag") },
{ FLDATAD (ERR, tm_cmd, CSR_V_ERR, "error flag") },
{ FLDATAD (DONE, tm_cmd, CSR_V_DONE, "device done flag") },
{ FLDATAD (IE, tm_cmd, CSR_V_IE, "interrupt enable flag") },
{ FLDATAD (STOP_IOE, tm_stopioe, 0, "stop on I/O error") },
{ DRDATAD (TIME, tm_time, 24, "delay"), PV_LEFT },
{ URDATAD (UST, tm_unit[0].USTAT, 8, 16, 0, TM_NUMDR, 0, "unit status, units 0 to 7") },
{ URDATAD (POS, tm_unit[0].pos, 10, T_ADDR_W, 0,
TM_NUMDR, PV_LEFT | REG_RO, "position, units 0 to 7") },
{ ORDATA (DEVADDR, tm_dib.ba, 32), REG_HRO },
{ ORDATA (DEVVEC, tm_dib.vec, 16), REG_HRO },
{ NULL }
};
MTAB tm_mod[] = {
{ MTUF_WLK, 0, "write enabled", "WRITEENABLED",
&tm_vlock, NULL, NULL, "Write enable tape drive" },
{ MTUF_WLK, MTUF_WLK, "write locked", "LOCKED",
&tm_vlock, NULL, NULL, "Write lock tape drive" },
{ MTAB_XTD|MTAB_VUN|MTAB_VALR, 0, "FORMAT", "FORMAT",
&sim_tape_set_fmt, &sim_tape_show_fmt, NULL, "Set/Display tape format (SIMH, E11, TPC, P7B)" },
{ MTAB_XTD|MTAB_VUN|MTAB_VALR, 0, "CAPACITY", "CAPACITY",
&sim_tape_set_capac, &sim_tape_show_capac, NULL, "Set/Display capacity" },
{ MTAB_XTD|MTAB_VDV|MTAB_VALR, 010, "ADDRESS", "ADDRESS",
&set_addr, &show_addr, NULL, "Bus address" },
{ MTAB_XTD|MTAB_VDV|MTAB_VALR, 0, "VECTOR", "VECTOR",
&set_vec, &show_vec, NULL, "Interrupt vector" },
{ 0 }
};
DEVICE tm_dev = {
"TM", tm_unit, tm_reg, tm_mod,
TM_NUMDR, 10, T_ADDR_W, 1, 8, 8,
NULL, NULL, &tm_reset,
&tm_boot, &tm_attach, &tm_detach,
&tm_dib, DEV_DISABLE | DEV_UBUS | DEV_Q18 | DEV_DEBUG | DEV_TAPE, 0,
NULL, NULL, NULL, &tm_help, NULL, NULL,
&tm_description
};
/* I/O dispatch routines, I/O addresses 17772520 - 17772532
17772520 MTS read only, constructed from tm_sta
plus current drive status flags
17772522 MTC read/write
17772524 MTBRC read/write
17772526 MTCMA read/write
17772530 MTD read/write
17772532 MTRD read only
*/
t_stat tm_rd (int32 *data, int32 PA, int32 access)
{
UNIT *uptr;
uptr = tm_dev.units + GET_UNIT (tm_cmd); /* get unit */
switch ((PA >> 1) & 07) { /* decode PA<3:1> */
case 0: /* MTS */
*data = tm_updcsta (uptr); /* update status */
break;
case 1: /* MTC */
tm_updcsta (uptr); /* update status */
*data = tm_cmd; /* return command */
break;
case 2: /* MTBRC */
*data = tm_bc; /* return byte count */
break;
case 3: /* MTCMA */
*data = tm_ca; /* return mem addr */
break;
case 4: /* MTD */
*data = tm_db; /* return data buffer */
break;
case 5: /* MTRD */
tm_rdl = tm_rdl ^ RDL_CLK; /* "clock" ticks */
*data = tm_rdl;
break;
default: /* unimplemented */
*data = 0;
break;
}
return SCPE_OK;
}
t_stat tm_wr (int32 data, int32 PA, int32 access)
{
UNIT *uptr;
switch ((PA >> 1) & 07) { /* decode PA<3:1> */
case 0: /* MTS: read only */
break;
case 1: /* MTC */
uptr = tm_dev.units + GET_UNIT (tm_cmd); /* select unit */
if ((tm_cmd & MTC_DONE) == 0)
tm_sta = tm_sta | STA_ILL;
else {
if (access == WRITEB) data = (PA & 1)?
(tm_cmd & 0377) | (data << 8):
(tm_cmd & ~0377) | data;
if (data & MTC_INIT) { /* init? */
tm_reset (&tm_dev); /* reset device */
return SCPE_OK;
}
if ((data & MTC_IE) == 0) /* int disable? */
CLR_INT (TM); /* clr int request */
else if ((tm_cmd & (MTC_ERR + MTC_DONE)) && !(tm_cmd & MTC_IE))
SET_INT (TM); /* set int request */
tm_cmd = (tm_cmd & ~MTC_RW) | (data & MTC_RW);
uptr = tm_dev.units + GET_UNIT (tm_cmd); /* new unit */
if (data & MTC_GO) /* new function? */
tm_go (uptr);
}
tm_updcsta (uptr); /* update status */
break;
case 2: /* MTBRC */
if (access == WRITEB)
data = (PA & 1)? (tm_bc & 0377) | (data << 8): (tm_bc & ~0377) | data;
tm_bc = data;
break;
case 3: /* MTCMA */
if (access == WRITEB)
data = (PA & 1)? (tm_ca & 0377) | (data << 8): (tm_ca & ~0377) | data;
tm_ca = data;
break;
case 4: /* MTD */
if ((access == WRITEB) && (PA & 1))
return SCPE_OK;
tm_db = data & 0377;
break;
} /* end switch */
return SCPE_OK;
}
/* New magtape command */
void tm_go (UNIT *uptr)
{
int32 f;
f = GET_FNC (tm_cmd); /* get function */
if (((uptr->flags & UNIT_ATT) == 0) || /* not attached? */
sim_is_active (uptr) || /* busy? */
(((f == MTC_WRITE) || (f == MTC_WREOF) || (f == MTC_WREXT)) &&
sim_tape_wrp (uptr))) { /* write locked? */
tm_sta = tm_sta | STA_ILL; /* illegal */
tm_set_done (); /* set done */
return;
}
uptr->USTAT = uptr->USTAT & (STA_WLK | STA_ONL); /* clear status */
tm_sta = 0; /* clear errors */
if (f == MTC_UNLOAD) { /* unload? */
uptr->USTAT = (uptr->USTAT | STA_REW) & ~STA_ONL;
detach_unit (uptr); /* set offline */
}
else if (f == MTC_REWIND) /* rewind */
uptr->USTAT = uptr->USTAT | STA_REW; /* rewinding */
/* else *//* uncomment this else if rewind/unload don't set done */
tm_cmd = tm_cmd & ~MTC_DONE; /* clear done */
CLR_INT (TM); /* clear int */
sim_activate (uptr, tm_time); /* start io */
return;
}
/* Unit service
If rewind done, reposition to start of tape, set status
else, do operation, set done, interrupt
*/
t_stat tm_svc (UNIT *uptr)
{
int32 f, t, u;
uint32 xma;
t_mtrlnt tbc, cbc;
t_stat st, r = SCPE_OK;
u = (int32) (uptr - tm_dev.units); /* get unit number */
f = GET_FNC (tm_cmd); /* get command */
xma = GET_EMA (tm_cmd) | tm_ca; /* get mem addr */
cbc = 0200000 - tm_bc; /* get bc */
if (uptr->USTAT & STA_REW) { /* rewind? */
sim_tape_rewind (uptr); /* update position */
if (uptr->flags & UNIT_ATT) /* still on line? */
uptr->USTAT = STA_ONL | STA_BOT | (sim_tape_wrp (uptr)? STA_WLK: 0);
else uptr->USTAT = 0;
if (u == GET_UNIT (tm_cmd)) { /* selected? */
tm_set_done (); /* set done */
tm_updcsta (uptr); /* update status */
}
return SCPE_OK;
}
if ((uptr->flags & UNIT_ATT) == 0) { /* if not attached */
uptr->USTAT = 0; /* unit off line */
tm_sta = tm_sta | STA_ILL; /* illegal operation */
tm_set_done (); /* set done */
tm_updcsta (uptr); /* update status */
return IORETURN (tm_stopioe, SCPE_UNATT);
}
if (DEBUG_PRS (tm_dev))
fprintf (sim_deb, ">>TM: op=%o, ma=%o, bc=%o, pos=%d\n",
f, xma, tm_bc, uptr->pos);
switch (f) { /* case on function */
case MTC_READ: /* read */
st = sim_tape_rdrecf (uptr, tmxb, &tbc, MT_MAXFR); /* read rec */
if (st == MTSE_RECE) /* rec in error? */
tm_sta = tm_sta | STA_PAR;
else if (st != MTSE_OK) { /* other error? */
r = tm_map_err (uptr, st); /* map error */
break;
}
if (tbc > cbc) /* wrong size? */
tm_sta = tm_sta | STA_RLE;
if (tbc < cbc) /* use smaller */
cbc = tbc;
if ((t = Map_WriteB (xma, cbc, tmxb))) { /* copy buf to mem */
tm_sta = tm_sta | STA_NXM; /* NXM, set err */
cbc = cbc - t; /* adj byte cnt */
}
xma = (xma + cbc) & 0777777; /* inc bus addr */
tm_bc = (tm_bc + cbc) & 0177777; /* inc byte cnt */
break;
case MTC_WRITE: /* write */
case MTC_WREXT: /* write ext gap */
if ((t = Map_ReadB (xma, cbc, tmxb))) { /* copy mem to buf */
tm_sta = tm_sta | STA_NXM; /* NXM, set err */
cbc = cbc - t; /* adj byte cnt */
if (cbc == 0) /* no xfr? done */
break;
}
if ((st = sim_tape_wrrecf (uptr, tmxb, cbc))) /* write rec, err? */
r = tm_map_err (uptr, st); /* map error */
else {
xma = (xma + cbc) & 0777777; /* inc bus addr */
tm_bc = (tm_bc + cbc) & 0177777; /* inc byte cnt */
}
break;
case MTC_WREOF: /* write eof */
if ((st = sim_tape_wrtmk (uptr))) /* write tmk, err? */
r = tm_map_err (uptr, st); /* map error */
break;
case MTC_SPACEF: /* space forward */
do {
tm_bc = (tm_bc + 1) & 0177777; /* incr wc */
if ((st = sim_tape_sprecf (uptr, &tbc))) { /* spc rec fwd, err? */
r = tm_map_err (uptr, st); /* map error */
break;
}
} while (tm_bc != 0);
break;
case MTC_SPACER: /* space reverse */
do {
tm_bc = (tm_bc + 1) & 0177777; /* incr wc */
if ((st = sim_tape_sprecr (uptr, &tbc))) { /* spc rec rev, err? */
r = tm_map_err (uptr, st); /* map error */
break;
}
} while (tm_bc != 0);
break;
} /* end case */
tm_cmd = (tm_cmd & ~MTC_EMA) | ((xma >> (16 - MTC_V_EMA)) & MTC_EMA);
tm_ca = xma & 0177777; /* update mem addr */
tm_set_done (); /* set done */
tm_updcsta (uptr); /* update status */
if (DEBUG_PRS (tm_dev))
fprintf (sim_deb, ">>TM: sta=%o, ma=%o, bc=%o, pos=%d\n",
tm_sta, tm_ca, tm_bc, uptr->pos);
return r;
}
/* Update controller status */
int32 tm_updcsta (UNIT *uptr)
{
tm_sta = (tm_sta & ~(STA_DYN | STA_CLR)) | (uptr->USTAT & STA_DYN);
if (sim_tape_eot (uptr))
tm_sta = tm_sta | STA_EOT;
if (sim_is_active (uptr))
tm_sta = tm_sta & ~STA_TUR;
else tm_sta = tm_sta | STA_TUR;
if (tm_sta & STA_EFLGS)
tm_cmd = tm_cmd | MTC_ERR;
else tm_cmd = tm_cmd & ~MTC_ERR;
if ((tm_cmd & MTC_IE) == 0)
CLR_INT (TM);
return tm_sta;
}
/* Set done */
void tm_set_done (void)
{
tm_cmd = tm_cmd | MTC_DONE;
if (tm_cmd & MTC_IE)
SET_INT (TM);
return;
}
/* Map tape error status */
t_stat tm_map_err (UNIT *uptr, t_stat st)
{
switch (st) {
case MTSE_FMT: /* illegal fmt */
case MTSE_UNATT: /* not attached */
tm_sta = tm_sta | STA_ILL;
case MTSE_OK: /* no error */
return SCPE_IERR;
case MTSE_TMK: /* tape mark */
uptr->USTAT = uptr->USTAT | STA_EOF; /* end of file */
break;
case MTSE_IOERR: /* IO error */
tm_sta = tm_sta | STA_PAR; /* parity error */
if (tm_stopioe)
return SCPE_IOERR;
break;
case MTSE_INVRL: /* invalid rec lnt */
tm_sta = tm_sta | STA_PAR; /* parity error */
return SCPE_MTRLNT;
case MTSE_RECE: /* record in error */
tm_sta = tm_sta | STA_PAR; /* parity error */
break;
case MTSE_EOM: /* end of medium */
tm_sta = tm_sta | STA_BAD; /* bad tape */
break;
case MTSE_BOT: /* reverse into BOT */
uptr->USTAT = uptr->USTAT | STA_BOT; /* set status */
break;
case MTSE_WRP: /* write protect */
tm_sta = tm_sta | STA_ILL; /* illegal operation */
break;
}
return SCPE_OK;
}
/* Reset routine */
t_stat tm_reset (DEVICE *dptr)
{
int32 u;
UNIT *uptr;
tm_cmd = MTC_DONE; /* set done */
tm_bc = tm_ca = tm_db = tm_sta = tm_rdl = 0;
CLR_INT (TM); /* clear interrupt */
for (u = 0; u < TM_NUMDR; u++) { /* loop thru units */
uptr = tm_dev.units + u;
sim_tape_reset (uptr); /* reset tape */
sim_cancel (uptr); /* cancel activity */
if (uptr->flags & UNIT_ATT)
uptr->USTAT = STA_ONL | (sim_tape_bot (uptr)? STA_BOT: 0) |
(sim_tape_wrp (uptr)? STA_WLK: 0);
else uptr->USTAT = 0;
}
if (tmxb == NULL)
tmxb = (uint8 *) calloc (MT_MAXFR, sizeof (uint8));
if (tmxb == NULL)
return SCPE_MEM;
return auto_config (0, 0);
}
/* Attach routine */
t_stat tm_attach (UNIT *uptr, char *cptr)
{
t_stat r;
int32 u = uptr - tm_dev.units;
r = sim_tape_attach (uptr, cptr);
if (r != SCPE_OK)
return r;
uptr->USTAT = STA_ONL | STA_BOT | (sim_tape_wrp (uptr)? STA_WLK: 0);
if (u == GET_UNIT (tm_cmd))
tm_updcsta (uptr);
return r;
}
/* Detach routine */
t_stat tm_detach (UNIT* uptr)
{
int32 u = uptr - tm_dev.units;
if (!(uptr->flags & UNIT_ATT))
return SCPE_OK;
if (!sim_is_active (uptr))
uptr->USTAT = 0;
if (u == GET_UNIT (tm_cmd))
tm_updcsta (uptr);
return sim_tape_detach (uptr);
}
/* Write lock/enable routine */
t_stat tm_vlock (UNIT *uptr, int32 val, char *cptr, void *desc)
{
int32 u = uptr - tm_dev.units;
if ((uptr->flags & UNIT_ATT) &&
(val || sim_tape_wrp (uptr)))
uptr->USTAT = uptr->USTAT | STA_WLK;
else uptr->USTAT = uptr->USTAT & ~STA_WLK;
if (u == GET_UNIT (tm_cmd))
tm_updcsta (uptr);
return SCPE_OK;
}
/* Device bootstrap
Magtape boot format changed over time. Originally, a boot tape
contained a boot loader in the first block. Eventually, the first
block was reserved for a tape label, and the second block was
expected to contain a boot loader. BSD and DEC operating systems
use the second block scheme, so it is the default.
To boot from the first block, use boot -o (old).
*/
#define BOOT_START 016000
#define BOOT_ENTRY (BOOT_START + 2)
#define BOOT_UNIT (BOOT_START + 010)
#define BOOT_CSR (BOOT_START + 014)
#define BOOT1_LEN (sizeof (boot1_rom) / sizeof (int16))
#define BOOT2_LEN (sizeof (boot2_rom) / sizeof (int16))
static const uint16 boot1_rom[] = {
0046524, /* boot_start: "TM" */
0012706, BOOT_START, /* mov #boot_start, sp */
0012700, 0000000, /* mov #unit_num, r0 */
0012701, 0172526, /* mov #172526, r1 ; mtcma */
0005011, /* clr (r1) */
0010141, /* mov r1, -(r1) ; mtbrc */
0010002, /* mov r0,r2 */
0000302, /* swab r2 */
0062702, 0060003, /* add #60003, r2 */
0010241, /* mov r2, -(r1) ; read + go */
0105711, /* tstb (r1) ; mtc */
0100376, /* bpl .-2 */
0005002, /* clr r2 */
0005003, /* clr r3 */
0012704, BOOT_START+020, /* mov #boot_start+20, r4 */
0005005, /* clr r5 */
0005007 /* clr r7 */
};
static const uint16 boot2_rom[] = {
0046524, /* boot_start: "TM" */
0012706, BOOT_START, /* mov #boot_start, sp */
0012700, 0000000, /* mov #unit_num, r0 */
0012701, 0172526, /* mov #172526, r1 ; mtcma */
0005011, /* clr (r1) */
0012741, 0177777, /* mov #-1, -(r1) ; mtbrc */
0010002, /* mov r0,r2 */
0000302, /* swab r2 */
0062702, 0060011, /* add #60011, r2 */
0010241, /* mov r2, -(r1) ; space + go */
0105711, /* tstb (r1) ; mtc */
0100376, /* bpl .-2 */
0010002, /* mov r0,r2 */
0000302, /* swab r2 */
0062702, 0060003, /* add #60003, r2 */
0010211, /* mov r2, (r1) ; read + go */
0105711, /* tstb (r1) ; mtc */
0100376, /* bpl .-2 */
0005002, /* clr r2 */
0005003, /* clr r3 */
0012704, BOOT_START+020, /* mov #boot_start+20, r4 */
0005005, /* clr r5 */
0005007 /* clr r7 */
};
t_stat tm_boot (int32 unitno, DEVICE *dptr)
{
size_t i;
sim_tape_rewind (&tm_unit[unitno]);
if (sim_switches & SWMASK ('O')) {
for (i = 0; i < BOOT1_LEN; i++)
M[(BOOT_START >> 1) + i] = boot1_rom[i];
}
else {
for (i = 0; i < BOOT2_LEN; i++)
M[(BOOT_START >> 1) + i] = boot2_rom[i];
}
M[BOOT_UNIT >> 1] = unitno;
M[BOOT_CSR >> 1] = (tm_dib.ba & DMASK) + 06;
cpu_set_boot (BOOT_ENTRY);
return SCPE_OK;
}
t_stat tm_help (FILE *st, DEVICE *dptr, UNIT *uptr, int32 flag, char *cptr)
{
const char *text2;
const char *const text =
/*567901234567890123456789012345678901234567890123456789012345678901234567890*/
"TM11 Magnetic Tape Controller (TM)\n"
"\n"
" The TM11 is a high-performance, low-cost magnetic tape system ideally\n"
" suited for writing, reading, and storing large volumes of data and\n"
" programs in a serial manner. Because the system reads and writes in\n"
" industry-compatible format, information can be transferred between a\n"
" PDP11 and other computers.\n"
" The 10 1/2-inch tape reels contain up to 2400 feet of tape upon which\n"
" over 180 million bits of data can be stored on hight density 9-track\n"
" tape or over 140 million bits can be stored on high density 7-track tape.\n"
"\n"
" A Magtape System consists of up to 8 tape transports and a Control Unit.\n"
" Transports are capable of operation with seven or nine-track tape and a\n"
" system can contain any combination of 7-track and 9-track units.\n"
"\n"
/*567901234567890123456789012345678901234567890123456789012345678901234567890*/
" The TM11 supports the BOOT command. The bootstrap supports both\n"
" original and DEC standard boot formats. Originally, a tape bootstrap\n"
" read and executed the first record on tape. To allow for ANSI labels,\n"
" the DEC standard bootstrap skipped the first record and read and executed\n"
" the second. The DEC standard is the default; to bootstrap an original\n"
" format tape, use the command BOOT <20>O MTn. The TM11 is automatically\n"
" disabled in a Qbus system with more than 256KB of memory.\n";
fprintf (st, "%s", text);
fprint_set_help (st, dptr);
fprint_show_help (st, dptr);
fprint_reg_help (st, dptr);
text2 =
/*567901234567890123456789012345678901234567890123456789012345678901234567890*/
"\n"
" It is critically important to maintain certain timing relationships\n"
" among the DECtape parameters, or the DECtape simulator will fail to\n"
" operate correctly.\n"
"\n"
" - LTIME must be at least 6\n"
" - DCTIME needs to be at least 100 times LTIME\n"
"\n"
" Acceleration time is set to 75% of deceleration time.\n";
fprintf (st, "%s", text2);
fprintf (st, "\nError handling is as follows:\n\n");
fprintf (st, " error processed as\n");
fprintf (st, " not attached tape not ready\n\n");
fprintf (st, " end of file bad tape\n");
fprintf (st, " OS I/O error fatal tape error\n\n");
sim_tape_attach_help (st, dptr, uptr, flag, cptr);
return SCPE_OK;
}
char *tm_description (DEVICE *dptr)
{
return "TM11 Magnet Tape controller";
}
Reference in a new issue View git blame Copy permalink