701f0fe028
1. New Features
1.1 Directory and documentation
- Only common files (SCP and libraries) are in the top level
directory. Individual simulator files are in their individual
directories.
- simh_doc.txt has been split up. simh_doc.txt now documents
only SCP. The individual simulators are documented in separate
text files in their own directories.
- mingw_build.bat is a batch file for the MINGW/gcc environment
that will build all the simulators, assuming the root directory
structure is at c:\sim.
- Makefile is a UNIX make file for the gcc environment that will
build all the simulators, assuming the root directory is at
c:\sim.
1.2 SCP
- DO <file name> executes the SCP commands in the specified file.
- Replicated registers in unit structures can now be declared as
arrays for examine, modify, save, and restore. Most replicated
unit registers (for example, mag tape position registers) have
been changed to arrays.
- The ADD/REMOVE commands have been replaced by SET unit ONLINE
and SET unit OFFLINE, respectively.
- Register names that are unique within an entire simulator do
not have to be prefaced with the device name.
- The ATTACH command can attach files read only, either under
user option (-r), or because the attached file is ready only.
- The SET/SHOW capabilities have been extended. New forms include:
SET <dev> param{=value}{ param ...}
SET <unit> param{=value}{ param ...}
SHOW <dev> {param param ...}
SHOW <unit> {param param ...}
- Multiple breakpoints have been implemented. Breakpoints are
set/cleared/displayed by:
BREAK addr_list{[count]}
NOBREAK addr_list
SHOW BREAK addr_list
1.3 PDP-11 simulator
- Unibus map implemented, with 22b RP controller (URH70) or 18b
RP controller (URH11) (in debug).
- All DMA peripherals rewritten to use map.
- Many peripherals modified for source sharing with VAX.
- RQDX3 implemented.
- Bugs fixed in RK11 and RL11 write check.
1.4 PDP-10 simulator
- ITS 1-proceed implemented.
- Bugs fixed in ITS PC sampling and LPMR
1.5 18b PDP simulator
- Interrupts split out to multiple levels to allow easier
expansion.
1.5 IBM System 3 Simulator
- Written by Charles (Dutch) Owen.
1.6 VAX Simulator (in debug)
- Simulates MicroVAX 3800 (KA655) with 16MB-64MB memory, RQDX3,
RLV12, TSV11, DZV11, LPV11, PCV11.
- CDROM capability has been added to the RQDX3, to allow testing
with VMS hobbyist images.
1.7 SDS 940 Simulator (not tested)
- Simulates SDS 940, 16K-64K memory, fixed and moving head
disk, magtape, line printer, console.
1.8 Altair Z80
- Revised from Charles (Dutch) Owen's original by Peter Schorn.
- MITS 8080 with full Z80 simulation.
- 4K and 8K BASIC packages, Prolog package.
1.9 Interdata
The I4 simulator has been withdrawn for major rework. Look for
a complete 16b/32b Interdata simulator sometime next year.
2. Release Notes
2.1 SCP
SCP now allows replicated registers in unit structures to be
modelled as arrays. All replicated register declarations have
been replaced by register array declarations. As a result,
save files from prior revisions will generate errors after
restoring main memory.
2.2 PDP-11
The Unibus map code is in debug. The map was implemented primarily
to allow source sharing with the VAX, which requires a DMA map.
DMA devices work correctly with the Unibus map disabled.
The RQDX3 simulator has run a complete RSTS/E SYSGEN, with multiple
drives, and booted the completed system from scratch.
2.3 VAX
The VAX simulator will run the boot code up to the >>> prompt. It
can successfully process a SHOW DEVICE command. It runs the HCORE
instruction diagnostic. It can boot the hobbyist CD through SYSBOOT
and through the date/time dialog and restore the hobbyist CD, using
standalone backup. On the boot of the restored disk, it gets to the
date/time dialog, and then crashes.
2.4 SDS 940
The SDS 940 is untested, awaiting real code.
2.5 GCC Optimization
At -O2 and above, GCC does not correctly compile the simulators which
use setjmp-longjmp (PDP-11, PDP-10, VAX). A working hypothesis is
that optimized state maintained in registers is being used in the
setjmp processing routine. On the PDP-11 and PDP-10, all of this
state has been either made global, or volatile, to encourage GCC to
keep the state up to date in memory. The VAX is still vulnerable.
3. Work list
3.1 SCP
- Better ENABLE/DISABLE.
3.2 PDP-11 RQDX3
Software mapped mode, RCT read simulation, VMS debug.
185 lines
6.7 KiB
C
185 lines
6.7 KiB
C
/* hp2100_defs.h: HP 2100 simulator definitions
|
||
|
||
Copyright (c) 1993-2001, Robert M. Supnik
|
||
|
||
Permission is hereby granted, free of charge, to any person obtaining a
|
||
copy of this software and associated documentation files (the "Software"),
|
||
to deal in the Software without restriction, including without limitation
|
||
the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
and/or sell copies of the Software, and to permit persons to whom the
|
||
Software is furnished to do so, subject to the following conditions:
|
||
|
||
The above copyright notice and this permission notice shall be included in
|
||
all copies or substantial portions of the Software.
|
||
|
||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
||
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||
|
||
Except as contained in this notice, the name of Robert M Supnik shall not
|
||
be used in advertising or otherwise to promote the sale, use or other dealings
|
||
in this Software without prior written authorization from Robert M Supnik.
|
||
|
||
30-Nov-01 RMS Added extended SET/SHOW support
|
||
15-Oct-00 RMS Added dynamic device numbers
|
||
14-Apr-99 RMS Changed t_addr to unsigned
|
||
|
||
The author gratefully acknowledges the help of Jeff Moffat in answering
|
||
questions about the HP2100.
|
||
*/
|
||
|
||
#include "sim_defs.h" /* simulator defns */
|
||
|
||
/* Simulator stop codes */
|
||
|
||
#define STOP_RSRV 1 /* must be 1 */
|
||
#define STOP_IODV 2 /* must be 2 */
|
||
#define STOP_HALT 3 /* HALT */
|
||
#define STOP_IBKPT 4 /* breakpoint */
|
||
#define STOP_IND 5 /* indirect loop */
|
||
|
||
/* Memory */
|
||
|
||
#define MAXMEMSIZE 32768 /* max memory size */
|
||
#define MEMSIZE (cpu_unit.capac) /* actual memory size */
|
||
#define AMASK (MAXMEMSIZE - 1) /* address mask */
|
||
#define MEM_ADDR_OK(x) (((t_addr) (x)) < MEMSIZE)
|
||
|
||
/* Architectural constants */
|
||
|
||
#define SIGN 0100000 /* sign */
|
||
#define DMASK 0177777 /* data mask */
|
||
#define AR M[0] /* A = location 0 */
|
||
#define BR M[1] /* B = location 1 */
|
||
#define ABREG M /* register array */
|
||
|
||
/* Memory reference instructions */
|
||
|
||
#define IA 0100000 /* indirect address */
|
||
#define MROP 0070000 /* opcode */
|
||
#define AB 0004000 /* A/B select */
|
||
#define CP 0002000 /* current page */
|
||
#define DISP 0001777 /* page displacement */
|
||
#define PAGENO 0076000 /* page number */
|
||
|
||
/* Other instructions */
|
||
|
||
#define NMROP 0102000 /* non-mrf opcode */
|
||
#define SHFT 0000000 /* shift */
|
||
#define ASKP 0002000 /* alter/skip */
|
||
#define XTND 0100000 /* extend */
|
||
#define IOT 0102000 /* I/O */
|
||
#define HC 0001000 /* hold/clear */
|
||
#define DEVMASK 0000077 /* device mask */
|
||
|
||
/* DMA channels */
|
||
|
||
#define DMA1_STC 0100000 /* DMA - issue STC */
|
||
#define DMA1_CLC 0020000 /* DMA - issue CLC */
|
||
#define DMA2_OI 0100000 /* DMA - output/input */
|
||
|
||
struct DMA { /* DMA channel */
|
||
int32 cw1; /* device select */
|
||
int32 cw2; /* direction, address */
|
||
int32 cw3; /* word count */
|
||
};
|
||
|
||
/* I/O sub-opcodes */
|
||
|
||
#define ioHLT 0 /* halt */
|
||
#define ioFLG 1 /* set/clear flag */
|
||
#define ioSFC 2 /* skip on flag clear */
|
||
#define ioSFS 3 /* skip on flag set */
|
||
#define ioMIX 4 /* merge into A/B */
|
||
#define ioLIX 5 /* load into A/B */
|
||
#define ioOTX 6 /* output from A/B */
|
||
#define ioCTL 7 /* set/clear control */
|
||
|
||
/* I/O devices - fixed assignments */
|
||
|
||
#define CPU 000 /* interrupt control */
|
||
#define OVF 001 /* overflow */
|
||
#define DMALT0 002 /* DMA 0 alternate */
|
||
#define DMALT1 003 /* DMA 1 alternate */
|
||
#define PWR 004 /* power fail */
|
||
#define PRO 005 /* parity/mem protect */
|
||
#define DMA0 006 /* DMA channel 0 */
|
||
#define DMA1 007 /* DMA channel 1 */
|
||
#define VARDEV (DMA1 + 1) /* start of var assign */
|
||
#define M_NXDEV (INT_M (CPU) | INT_M (OVF) | \
|
||
INT_M (DMALT0) | INT_M (DMALT1))
|
||
#define M_FXDEV (M_NXDEV | INT_M (PWR) | INT_M (PRO) | \
|
||
INT_M (DMA0) | INT_M (DMA1))
|
||
|
||
/* I/O devices - variable assignment defaults */
|
||
|
||
#define PTR 010 /* paper tape reader */
|
||
#define TTY 011 /* console */
|
||
#define PTP 012 /* paper tape punch */
|
||
#define CLK 013 /* clock */
|
||
#define LPT 014 /* line printer */
|
||
#define MTD 020 /* mag tape data */
|
||
#define MTC 021 /* mag tape control */
|
||
#define DPD 022 /* disk pack data */
|
||
#define DPC 023 /* disk pack control */
|
||
#define DPBD 024 /* second disk pack data */
|
||
#define DPBC 025 /* second disk pack control */
|
||
|
||
/* Dynamic device information table */
|
||
|
||
struct hpdev {
|
||
int32 devno; /* device number */
|
||
int32 cmd; /* saved command */
|
||
int32 ctl; /* saved control */
|
||
int32 flg; /* saved flag */
|
||
int32 fbf; /* saved flag buf */
|
||
int32 (*iot)(); /* I/O routine */
|
||
};
|
||
|
||
/* Offsets in device information table */
|
||
|
||
#define inPTR 0 /* infotab ordinals */
|
||
#define inPTP 1
|
||
#define inTTY 2
|
||
#define inCLK 3
|
||
#define inLPT 4
|
||
#define inMTD 5
|
||
#define inMTC 6
|
||
#define inDPD 7
|
||
#define inDPC 8
|
||
#define inDPBD 9
|
||
#define inDPBC 10
|
||
|
||
#define UNIT_DEVNO (1 << UNIT_V_UF) /* dummy flag */
|
||
|
||
/* I/O macros */
|
||
|
||
#define INT_V(x) ((x) & 037) /* device bit pos */
|
||
#define INT_M(x) (1u << INT_V (x)) /* device bit mask */
|
||
#define setCMD(D) dev_cmd[(D)/32] = dev_cmd[(D)/32] | INT_M ((D))
|
||
#define clrCMD(D) dev_cmd[(D)/32] = dev_cmd[(D)/32] & ~INT_M (D)
|
||
#define setCTL(D) dev_ctl[(D)/32] = dev_ctl[(D)/32] | INT_M ((D))
|
||
#define clrCTL(D) dev_ctl[(D)/32] = dev_ctl[(D)/32] & ~INT_M (D)
|
||
#define setFBF(D) dev_fbf[(D)/32] = dev_fbf[(D)/32] | INT_M (D)
|
||
#define clrFBF(D) dev_fbf[(D)/32] = dev_fbf[(D)/32] & ~INT_M (D)
|
||
#define setFLG(D) dev_flg[(D)/32] = dev_flg[(D)/32] | INT_M (D); \
|
||
setFBF(D)
|
||
#define clrFLG(D) dev_flg[(D)/32] = dev_flg[(D)/32] & ~INT_M (D); \
|
||
clrFBF(D)
|
||
#define CMD(D) ((dev_cmd[(D)/32] >> INT_V (D)) & 1)
|
||
#define CTL(D) ((dev_ctl[(D)/32] >> INT_V (D)) & 1)
|
||
#define FLG(D) ((dev_flg[(D)/32] >> INT_V (D)) & 1)
|
||
#define FBF(D) ((dev_fbf[(D)/32] >> INT_V (D)) & 1)
|
||
|
||
#define IOT_V_REASON 16
|
||
#define IORETURN(f,v) ((f)? (v): SCPE_OK) /* stop on error */
|
||
|
||
/* Function prototypes */
|
||
|
||
t_stat hp_setdev (UNIT *uptr, int32 val, char *cptr, void *desc);
|
||
t_stat hp_showdev (FILE *st, UNIT *uptr, int32 val, void *desc);
|
||
t_stat hp_setdev2 (UNIT *uptr, int32 val, char *cptr, void *desc);
|
||
t_stat hp_showdev2 (FILE *st, UNIT *uptr, int32 val, void *desc);
|