1. New Features 1.1 Directory and documentation - Only common files (SCP and libraries) are in the top level directory. Individual simulator files are in their individual directories. - simh_doc.txt has been split up. simh_doc.txt now documents only SCP. The individual simulators are documented in separate text files in their own directories. - mingw_build.bat is a batch file for the MINGW/gcc environment that will build all the simulators, assuming the root directory structure is at c:\sim. - Makefile is a UNIX make file for the gcc environment that will build all the simulators, assuming the root directory is at c:\sim. 1.2 SCP - DO <file name> executes the SCP commands in the specified file. - Replicated registers in unit structures can now be declared as arrays for examine, modify, save, and restore. Most replicated unit registers (for example, mag tape position registers) have been changed to arrays. - The ADD/REMOVE commands have been replaced by SET unit ONLINE and SET unit OFFLINE, respectively. - Register names that are unique within an entire simulator do not have to be prefaced with the device name. - The ATTACH command can attach files read only, either under user option (-r), or because the attached file is ready only. - The SET/SHOW capabilities have been extended. New forms include: SET <dev> param{=value}{ param ...} SET <unit> param{=value}{ param ...} SHOW <dev> {param param ...} SHOW <unit> {param param ...} - Multiple breakpoints have been implemented. Breakpoints are set/cleared/displayed by: BREAK addr_list{[count]} NOBREAK addr_list SHOW BREAK addr_list 1.3 PDP-11 simulator - Unibus map implemented, with 22b RP controller (URH70) or 18b RP controller (URH11) (in debug). - All DMA peripherals rewritten to use map. - Many peripherals modified for source sharing with VAX. - RQDX3 implemented. - Bugs fixed in RK11 and RL11 write check. 1.4 PDP-10 simulator - ITS 1-proceed implemented. - Bugs fixed in ITS PC sampling and LPMR 1.5 18b PDP simulator - Interrupts split out to multiple levels to allow easier expansion. 1.5 IBM System 3 Simulator - Written by Charles (Dutch) Owen. 1.6 VAX Simulator (in debug) - Simulates MicroVAX 3800 (KA655) with 16MB-64MB memory, RQDX3, RLV12, TSV11, DZV11, LPV11, PCV11. - CDROM capability has been added to the RQDX3, to allow testing with VMS hobbyist images. 1.7 SDS 940 Simulator (not tested) - Simulates SDS 940, 16K-64K memory, fixed and moving head disk, magtape, line printer, console. 1.8 Altair Z80 - Revised from Charles (Dutch) Owen's original by Peter Schorn. - MITS 8080 with full Z80 simulation. - 4K and 8K BASIC packages, Prolog package. 1.9 Interdata The I4 simulator has been withdrawn for major rework. Look for a complete 16b/32b Interdata simulator sometime next year. 2. Release Notes 2.1 SCP SCP now allows replicated registers in unit structures to be modelled as arrays. All replicated register declarations have been replaced by register array declarations. As a result, save files from prior revisions will generate errors after restoring main memory. 2.2 PDP-11 The Unibus map code is in debug. The map was implemented primarily to allow source sharing with the VAX, which requires a DMA map. DMA devices work correctly with the Unibus map disabled. The RQDX3 simulator has run a complete RSTS/E SYSGEN, with multiple drives, and booted the completed system from scratch. 2.3 VAX The VAX simulator will run the boot code up to the >>> prompt. It can successfully process a SHOW DEVICE command. It runs the HCORE instruction diagnostic. It can boot the hobbyist CD through SYSBOOT and through the date/time dialog and restore the hobbyist CD, using standalone backup. On the boot of the restored disk, it gets to the date/time dialog, and then crashes. 2.4 SDS 940 The SDS 940 is untested, awaiting real code. 2.5 GCC Optimization At -O2 and above, GCC does not correctly compile the simulators which use setjmp-longjmp (PDP-11, PDP-10, VAX). A working hypothesis is that optimized state maintained in registers is being used in the setjmp processing routine. On the PDP-11 and PDP-10, all of this state has been either made global, or volatile, to encourage GCC to keep the state up to date in memory. The VAX is still vulnerable. 3. Work list 3.1 SCP - Better ENABLE/DISABLE. 3.2 PDP-11 RQDX3 Software mapped mode, RCT read simulation, VMS debug.
150 lines
4.8 KiB
C
150 lines
4.8 KiB
C
/* i1401_iq.c: IBM 1407 inquiry terminal
|
||
|
||
Copyright (c) 1993-2001, Robert M. Supnik
|
||
|
||
Permission is hereby granted, free of charge, to any person obtaining a
|
||
copy of this software and associated documentation files (the "Software"),
|
||
to deal in the Software without restriction, including without limitation
|
||
the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
and/or sell copies of the Software, and to permit persons to whom the
|
||
Software is furnished to do so, subject to the following conditions:
|
||
|
||
The above copyright notice and this permission notice shall be included in
|
||
all copies or substantial portions of the Software.
|
||
|
||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
||
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||
|
||
Except as contained in this notice, the name of Robert M Supnik shall not
|
||
be used in advertising or otherwise to promote the sale, use or other dealings
|
||
in this Software without prior written authorization from Robert M Supnik.
|
||
|
||
inq 1407 inquiry terminal
|
||
|
||
07-Sep-01 RMS Moved function prototypes
|
||
14-Apr-99 RMS Changed t_addr to unsigned
|
||
*/
|
||
|
||
#include "i1401_defs.h"
|
||
#include <ctype.h>
|
||
|
||
extern volatile int32 stop_cpu;
|
||
extern uint8 M[];
|
||
extern int32 BS, iochk, ind[64];
|
||
extern char ascii_to_bcd[128], bcd_to_ascii[64];
|
||
extern UNIT cpu_unit;
|
||
int32 inq_char = 033; /* request inq */
|
||
t_stat inq_svc (UNIT *uptr);
|
||
t_stat inq_reset (DEVICE *dptr);
|
||
void puts_tty (char *cptr);
|
||
|
||
/* INQ data structures
|
||
|
||
inq_dev INQ device descriptor
|
||
inq_unit INQ unit descriptor
|
||
inq_reg INQ register list
|
||
*/
|
||
|
||
UNIT inq_unit = { UDATA (&inq_svc, 0, 0), KBD_POLL_WAIT };
|
||
|
||
REG inq_reg[] = {
|
||
{ ORDATA (INQC, inq_char, 7) },
|
||
{ FLDATA (INR, ind[IN_INR], 0) },
|
||
{ FLDATA (INC, ind[IN_INC], 0) },
|
||
{ DRDATA (TIME, inq_unit.wait, 24), REG_NZ + PV_LEFT },
|
||
{ NULL } };
|
||
|
||
DEVICE inq_dev = {
|
||
"INQ", &inq_unit, inq_reg, NULL,
|
||
1, 10, 31, 1, 8, 7,
|
||
NULL, NULL, &inq_reset,
|
||
NULL, NULL, NULL };
|
||
|
||
/* Terminal I/O
|
||
|
||
Modifiers have not been checked; legal modifiers are R and W
|
||
*/
|
||
|
||
t_stat inq_io (int32 flag, int32 mod)
|
||
{
|
||
int32 i, t, wm_seen = 0;
|
||
|
||
ind[IN_INC] = 0; /* clear inq clear */
|
||
switch (mod) { /* case on mod */
|
||
case BCD_R: /* input */
|
||
/* if (ind[IN_INR] == 0) return SCPE_OK; /* return if no req */
|
||
ind[IN_INR] = 0; /* clear req */
|
||
puts_tty ("[Enter]\r\n"); /* prompt */
|
||
for (i = 0; M[BS] != (BCD_GRPMRK + WM); i++) { /* until GM + WM */
|
||
while ((t = sim_poll_kbd ()) == SCPE_OK)
|
||
if (stop_cpu) return SCPE_STOP; /* interrupt? */
|
||
if (t < SCPE_KFLAG) return t; /* if not char, err */
|
||
t = t & 0177;
|
||
if ((t == '\r') || (t == '\n')) break;
|
||
if (t == inq_char) { /* cancel? */
|
||
ind[IN_INC] = 1; /* set indicator */
|
||
puts_tty ("\r\n[Canceled]\r\n");
|
||
return SCPE_OK; }
|
||
if (i && ((i % INQ_WIDTH) == 0)) puts_tty ("\r\n");
|
||
sim_putchar (t); /* echo */
|
||
if (flag == MD_WM) { /* word mark mode? */
|
||
if ((t == '~') && (wm_seen == 0)) wm_seen = WM;
|
||
else { M[BS] = wm_seen | ascii_to_bcd[t];
|
||
wm_seen = 0; } }
|
||
else M[BS] = (M[BS] & WM) | ascii_to_bcd[t];
|
||
if (!wm_seen) BS++;
|
||
if (ADDR_ERR (BS)) {
|
||
BS = BA | (BS % MAXMEMSIZE);
|
||
return STOP_NXM; } }
|
||
puts_tty ("\r\n");
|
||
M[BS++] = BCD_GRPMRK + WM;
|
||
return SCPE_OK;
|
||
case BCD_W: /* output */
|
||
for (i = 0; (t = M[BS++]) != (BCD_GRPMRK + WM); i++) {
|
||
if ((flag == MD_WM) && (t & WM)) {
|
||
if (i && ((i % INQ_WIDTH) == 0)) puts_tty ("\r\n");
|
||
sim_putchar ('~'); }
|
||
if (i && ((i % INQ_WIDTH) == 0)) puts_tty ("\r\n");
|
||
sim_putchar (bcd_to_ascii[t & CHAR]);
|
||
if (ADDR_ERR (BS)) {
|
||
BS = BA | (BS % MAXMEMSIZE);
|
||
return STOP_NXM; } }
|
||
puts_tty ("\r\n");
|
||
return SCPE_OK;
|
||
default:
|
||
return STOP_INVM; } /* invalid mod */
|
||
}
|
||
|
||
/* Unit service - polls for WRU or inquiry request */
|
||
|
||
t_stat inq_svc (UNIT *uptr)
|
||
{
|
||
int32 temp;
|
||
|
||
sim_activate (&inq_unit, inq_unit.wait); /* continue poll */
|
||
if ((temp = sim_poll_kbd ()) < SCPE_KFLAG) return temp; /* no char or error? */
|
||
if ((temp & 0177) == inq_char) ind[IN_INR] = 1; /* set indicator */
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Output multiple characters */
|
||
|
||
void puts_tty (char *cptr)
|
||
{
|
||
if (cptr == NULL) return;
|
||
while (*cptr != 0) sim_putchar (*cptr++);
|
||
return;
|
||
}
|
||
|
||
/* Reset routine */
|
||
|
||
t_stat inq_reset (DEVICE *dptr)
|
||
{
|
||
ind[IN_INR] = ind[IN_INC] = 0; /* clear indicators */
|
||
sim_activate (&inq_unit, inq_unit.wait); /* activate poll */
|
||
return SCPE_OK;
|
||
}
|