1. New Features 1.1 Directory and documentation - Only common files (SCP and libraries) are in the top level directory. Individual simulator files are in their individual directories. - simh_doc.txt has been split up. simh_doc.txt now documents only SCP. The individual simulators are documented in separate text files in their own directories. - mingw_build.bat is a batch file for the MINGW/gcc environment that will build all the simulators, assuming the root directory structure is at c:\sim. - Makefile is a UNIX make file for the gcc environment that will build all the simulators, assuming the root directory is at c:\sim. 1.2 SCP - DO <file name> executes the SCP commands in the specified file. - Replicated registers in unit structures can now be declared as arrays for examine, modify, save, and restore. Most replicated unit registers (for example, mag tape position registers) have been changed to arrays. - The ADD/REMOVE commands have been replaced by SET unit ONLINE and SET unit OFFLINE, respectively. - Register names that are unique within an entire simulator do not have to be prefaced with the device name. - The ATTACH command can attach files read only, either under user option (-r), or because the attached file is ready only. - The SET/SHOW capabilities have been extended. New forms include: SET <dev> param{=value}{ param ...} SET <unit> param{=value}{ param ...} SHOW <dev> {param param ...} SHOW <unit> {param param ...} - Multiple breakpoints have been implemented. Breakpoints are set/cleared/displayed by: BREAK addr_list{[count]} NOBREAK addr_list SHOW BREAK addr_list 1.3 PDP-11 simulator - Unibus map implemented, with 22b RP controller (URH70) or 18b RP controller (URH11) (in debug). - All DMA peripherals rewritten to use map. - Many peripherals modified for source sharing with VAX. - RQDX3 implemented. - Bugs fixed in RK11 and RL11 write check. 1.4 PDP-10 simulator - ITS 1-proceed implemented. - Bugs fixed in ITS PC sampling and LPMR 1.5 18b PDP simulator - Interrupts split out to multiple levels to allow easier expansion. 1.5 IBM System 3 Simulator - Written by Charles (Dutch) Owen. 1.6 VAX Simulator (in debug) - Simulates MicroVAX 3800 (KA655) with 16MB-64MB memory, RQDX3, RLV12, TSV11, DZV11, LPV11, PCV11. - CDROM capability has been added to the RQDX3, to allow testing with VMS hobbyist images. 1.7 SDS 940 Simulator (not tested) - Simulates SDS 940, 16K-64K memory, fixed and moving head disk, magtape, line printer, console. 1.8 Altair Z80 - Revised from Charles (Dutch) Owen's original by Peter Schorn. - MITS 8080 with full Z80 simulation. - 4K and 8K BASIC packages, Prolog package. 1.9 Interdata The I4 simulator has been withdrawn for major rework. Look for a complete 16b/32b Interdata simulator sometime next year. 2. Release Notes 2.1 SCP SCP now allows replicated registers in unit structures to be modelled as arrays. All replicated register declarations have been replaced by register array declarations. As a result, save files from prior revisions will generate errors after restoring main memory. 2.2 PDP-11 The Unibus map code is in debug. The map was implemented primarily to allow source sharing with the VAX, which requires a DMA map. DMA devices work correctly with the Unibus map disabled. The RQDX3 simulator has run a complete RSTS/E SYSGEN, with multiple drives, and booted the completed system from scratch. 2.3 VAX The VAX simulator will run the boot code up to the >>> prompt. It can successfully process a SHOW DEVICE command. It runs the HCORE instruction diagnostic. It can boot the hobbyist CD through SYSBOOT and through the date/time dialog and restore the hobbyist CD, using standalone backup. On the boot of the restored disk, it gets to the date/time dialog, and then crashes. 2.4 SDS 940 The SDS 940 is untested, awaiting real code. 2.5 GCC Optimization At -O2 and above, GCC does not correctly compile the simulators which use setjmp-longjmp (PDP-11, PDP-10, VAX). A working hypothesis is that optimized state maintained in registers is being used in the setjmp processing routine. On the PDP-11 and PDP-10, all of this state has been either made global, or volatile, to encourage GCC to keep the state up to date in memory. The VAX is still vulnerable. 3. Work list 3.1 SCP - Better ENABLE/DISABLE. 3.2 PDP-11 RQDX3 Software mapped mode, RCT read simulation, VMS debug.
418 lines
12 KiB
C
418 lines
12 KiB
C
/* pdp1_stddev.c: PDP-1 standard devices
|
||
|
||
Copyright (c) 1993-2001, Robert M. Supnik
|
||
|
||
Permission is hereby granted, free of charge, to any person obtaining a
|
||
copy of this software and associated documentation files (the "Software"),
|
||
to deal in the Software without restriction, including without limitation
|
||
the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
and/or sell copies of the Software, and to permit persons to whom the
|
||
Software is furnished to do so, subject to the following conditions:
|
||
|
||
The above copyright notice and this permission notice shall be included in
|
||
all copies or substantial portions of the Software.
|
||
|
||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
||
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||
|
||
Except as contained in this notice, the name of Robert M Supnik shall not
|
||
be used in advertising or otherwise to promote the sale, use or other dealings
|
||
in this Software without prior written authorization from Robert M Supnik.
|
||
|
||
ptr paper tape reader
|
||
ptp paper tape punch
|
||
tti keyboard
|
||
tto teleprinter
|
||
|
||
29-Nov-01 RMS Added read only unit support
|
||
07-Sep-01 RMS Moved function prototypes
|
||
10-Jun-01 RMS Fixed comment
|
||
30-Oct-00 RMS Standardized device naming
|
||
*/
|
||
|
||
#include "pdp1_defs.h"
|
||
|
||
#define FIODEC_UC 074
|
||
#define FIODEC_LC 072
|
||
#define UC 0100 /* upper case */
|
||
#define BOTH 0200 /* both cases */
|
||
#define CW 0400 /* char waiting */
|
||
#define TT_WIDTH 077
|
||
extern int32 sbs, ioc, iosta, PF, IO, PC;
|
||
extern int32 M[];
|
||
int32 ptr_rpls = 0, ptr_stopioe = 0, ptr_state = 0;
|
||
int32 ptp_rpls = 0, ptp_stopioe = 0;
|
||
int32 tti_state = 0;
|
||
int32 tto_rpls = 0, tto_state = 0;
|
||
t_stat ptr_svc (UNIT *uptr);
|
||
t_stat ptp_svc (UNIT *uptr);
|
||
t_stat tti_svc (UNIT *uptr);
|
||
t_stat tto_svc (UNIT *uptr);
|
||
t_stat ptr_reset (DEVICE *dptr);
|
||
t_stat ptp_reset (DEVICE *dptr);
|
||
t_stat tti_reset (DEVICE *dptr);
|
||
t_stat tto_reset (DEVICE *dptr);
|
||
t_stat ptr_boot (int32 unitno);
|
||
|
||
/* Character translation tables */
|
||
|
||
int32 fiodec_to_ascii[128] = {
|
||
' ', '1', '2', '3', '4', '5', '6', '7', /* lower case */
|
||
'8', '9', 0, 0, 0, 0, 0, 0,
|
||
'0', '/', 's', 't', 'u', 'v', 'w', 'x',
|
||
'y', 'z', 0, ',', 0, 0, '\t', 0,
|
||
'@', 'j', 'k', 'l', 'm', 'n', 'o', 'p',
|
||
'q', 'r', 0, 0, '-', ')', '\\', '(',
|
||
0, 'a', 'b', 'c', 'd', 'e', 'f', 'g',
|
||
'h', 'i', '{', '.', '}', '\b', 0, '\r',
|
||
' ', '"', '\'', '~', '#', '!', '&', '<', /* upper case */
|
||
'>', '^', 0, 0, 0, 0, 0, 0,
|
||
'`', '?', 'S', 'T', 'U', 'V', 'W', 'X',
|
||
'Y', 'Z', 0, '=', 0, 0, '\t', 0,
|
||
'_', 'J', 'K', 'L', 'M', 'N', 'O', 'P',
|
||
'Q', 'R', 0, 0, '+', ']', '|', '[',
|
||
0, 'A', 'B', 'C', 'D', 'E', 'F', 'G',
|
||
'H', 'I', '{', '*', '}', '\b', 0, '\r' };
|
||
|
||
int32 ascii_to_fiodec[128] = {
|
||
0, 0, 0, 0, 0, 0, 0, 0,
|
||
BOTH+075, BOTH+036, 0, 0, 0, BOTH+077, 0, 0,
|
||
0, 0, 0, 0, 0, 0, 0, 0,
|
||
0, 0, 0, 0, 0, 0, 0, 0,
|
||
BOTH+0, UC+005, UC+001, UC+004, 0, 0, UC+006, UC+002,
|
||
057, 055, UC+073, UC+054, 033, 054, 073, 021,
|
||
020, 001, 002, 003, 004, 005, 006, 007,
|
||
010, 011, 0, 0, UC+007, UC+033, UC+010, UC+021,
|
||
040, UC+061, UC+062, UC+063, UC+064, UC+065, UC+066, UC+067,
|
||
UC+070, UC+071, UC+041, UC+042, UC+043, UC+044, UC+045, UC+046,
|
||
UC+047, UC+050, UC+051, UC+022, UC+023, UC+024, UC+025, UC+026,
|
||
UC+027, UC+030, UC+031, UC+057, 056, UC+055, UC+011, UC+040,
|
||
UC+020, 061, 062, 063, 064, 065, 066, 067,
|
||
070, 071, 041, 042, 043, 044, 045, 046,
|
||
047, 050, 051, 022, 023, 024, 025, 026,
|
||
027, 030, 031, 0, UC+056, 0, UC+003, BOTH+075 };
|
||
|
||
/* PTR data structures
|
||
|
||
ptr_dev PTR device descriptor
|
||
ptr_unit PTR unit
|
||
ptr_reg PTR register list
|
||
*/
|
||
|
||
UNIT ptr_unit = {
|
||
UDATA (&ptr_svc, UNIT_SEQ+UNIT_ATTABLE+UNIT_ROABLE, 0),
|
||
SERIAL_IN_WAIT };
|
||
|
||
REG ptr_reg[] = {
|
||
{ ORDATA (BUF, ptr_unit.buf, 18) },
|
||
{ FLDATA (DONE, iosta, IOS_V_PTR) },
|
||
{ FLDATA (RPLS, ptr_rpls, 0) },
|
||
{ ORDATA (STATE, ptr_state, 5), REG_HRO },
|
||
{ DRDATA (POS, ptr_unit.pos, 31), PV_LEFT },
|
||
{ DRDATA (TIME, ptr_unit.wait, 24), PV_LEFT },
|
||
{ FLDATA (STOP_IOE, ptr_stopioe, 0) },
|
||
{ NULL } };
|
||
|
||
DEVICE ptr_dev = {
|
||
"PTR", &ptr_unit, ptr_reg, NULL,
|
||
1, 10, 31, 1, 8, 8,
|
||
NULL, NULL, &ptr_reset,
|
||
&ptr_boot, NULL, NULL };
|
||
|
||
/* PTP data structures
|
||
|
||
ptp_dev PTP device descriptor
|
||
ptp_unit PTP unit
|
||
ptp_reg PTP register list
|
||
*/
|
||
|
||
UNIT ptp_unit = {
|
||
UDATA (&ptp_svc, UNIT_SEQ+UNIT_ATTABLE, 0), SERIAL_OUT_WAIT };
|
||
|
||
REG ptp_reg[] = {
|
||
{ ORDATA (BUF, ptp_unit.buf, 8) },
|
||
{ FLDATA (DONE, iosta, IOS_V_PTP) },
|
||
{ FLDATA (RPLS, ptp_rpls, 0) },
|
||
{ DRDATA (POS, ptp_unit.pos, 31), PV_LEFT },
|
||
{ DRDATA (TIME, ptp_unit.wait, 24), PV_LEFT },
|
||
{ FLDATA (STOP_IOE, ptp_stopioe, 0) },
|
||
{ NULL } };
|
||
|
||
DEVICE ptp_dev = {
|
||
"PTP", &ptp_unit, ptp_reg, NULL,
|
||
1, 10, 31, 1, 8, 8,
|
||
NULL, NULL, &ptp_reset,
|
||
NULL, NULL, NULL };
|
||
|
||
/* TTI data structures
|
||
|
||
tti_dev TTI device descriptor
|
||
tti_unit TTI unit
|
||
tti_reg TTI register list
|
||
*/
|
||
|
||
UNIT tti_unit = { UDATA (&tti_svc, 0, 0), KBD_POLL_WAIT };
|
||
|
||
REG tti_reg[] = {
|
||
{ ORDATA (BUF, tti_unit.buf, 6) },
|
||
{ FLDATA (DONE, iosta, IOS_V_TTI) },
|
||
{ ORDATA (STATE, tti_state, 10), REG_HRO },
|
||
{ DRDATA (POS, tti_unit.pos, 31), PV_LEFT },
|
||
{ DRDATA (TIME, tti_unit.wait, 24), REG_NZ + PV_LEFT },
|
||
{ NULL } };
|
||
|
||
DEVICE tti_dev = {
|
||
"TTI", &tti_unit, tti_reg, NULL,
|
||
1, 10, 31, 1, 8, 8,
|
||
NULL, NULL, &tti_reset,
|
||
NULL, NULL, NULL };
|
||
|
||
/* TTO data structures
|
||
|
||
tto_dev TTO device descriptor
|
||
tto_unit TTO unit
|
||
tto_reg TTO register list
|
||
*/
|
||
|
||
UNIT tto_unit = { UDATA (&tto_svc, 0, 0), SERIAL_OUT_WAIT };
|
||
|
||
REG tto_reg[] = {
|
||
{ ORDATA (BUF, tto_unit.buf, 6) },
|
||
{ FLDATA (DONE, iosta, IOS_V_TTO) },
|
||
{ FLDATA (RPLS, tto_rpls, 0) },
|
||
{ ORDATA (STATE, tto_state, 10), REG_HRO },
|
||
{ DRDATA (POS, tto_unit.pos, 31), PV_LEFT },
|
||
{ DRDATA (TIME, tto_unit.wait, 24), PV_LEFT },
|
||
{ NULL } };
|
||
|
||
DEVICE tto_dev = {
|
||
"TTO", &tto_unit, tto_reg, NULL,
|
||
1, 10, 31, 1, 8, 8,
|
||
NULL, NULL, &tto_reset,
|
||
NULL, NULL, NULL };
|
||
|
||
/* Paper tape reader: IOT routine */
|
||
|
||
int32 ptr (int32 inst, int32 dev, int32 data)
|
||
{
|
||
iosta = iosta & ~IOS_PTR; /* clear flag */
|
||
if (dev == 0030) return ptr_unit.buf; /* RRB */
|
||
ptr_state = (dev == 0002)? 18: 0; /* mode = bin/alp */
|
||
ptr_rpls = 0;
|
||
ptr_unit.buf = 0; /* clear buffer */
|
||
sim_activate (&ptr_unit, ptr_unit.wait);
|
||
if (GEN_CPLS (inst)) { /* comp pulse? */
|
||
ioc = 0;
|
||
ptr_rpls = 1; }
|
||
return data;
|
||
}
|
||
|
||
/* Unit service */
|
||
|
||
t_stat ptr_svc (UNIT *uptr)
|
||
{
|
||
int32 temp;
|
||
|
||
if ((ptr_unit.flags & UNIT_ATT) == 0) /* attached? */
|
||
return IORETURN (ptr_stopioe, SCPE_UNATT);
|
||
if ((temp = getc (ptr_unit.fileref)) == EOF) { /* end of file? */
|
||
if (feof (ptr_unit.fileref)) {
|
||
if (ptr_stopioe) printf ("PTR end of file\n");
|
||
else return SCPE_OK; }
|
||
else perror ("PTR I/O error");
|
||
clearerr (ptr_unit.fileref);
|
||
return SCPE_IOERR; }
|
||
ptr_unit.pos = ptr_unit.pos + 1;
|
||
if (ptr_state == 0) ptr_unit.buf = temp & 0377; /* alpha */
|
||
else if (temp & 0200) { /* binary */
|
||
ptr_state = ptr_state - 6;
|
||
ptr_unit.buf = ptr_unit.buf | ((temp & 077) << ptr_state); }
|
||
if (ptr_state == 0) { /* done? */
|
||
if (ptr_rpls) IO = ptr_unit.buf; /* restart? fill IO */
|
||
iosta = iosta | IOS_PTR; /* set flag */
|
||
sbs = sbs | SB_RQ; /* req seq break */
|
||
ioc = ioc | ptr_rpls; } /* restart */
|
||
else sim_activate (&ptr_unit, ptr_unit.wait); /* get next char */
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Reset routine */
|
||
|
||
t_stat ptr_reset (DEVICE *dptr)
|
||
{
|
||
ptr_state = 0; /* clear state */
|
||
ptr_unit.buf = 0;
|
||
ptr_rpls = 0;
|
||
iosta = iosta & ~IOS_PTR; /* clear flag */
|
||
sim_cancel (&ptr_unit); /* deactivate unit */
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Bootstrap routine */
|
||
|
||
#define BOOT_START 07772
|
||
#define BOOT_LEN (sizeof (boot_rom) / sizeof (int))
|
||
|
||
static const int32 boot_rom[] = {
|
||
0730002, /* r, rpb + wait */
|
||
0327776, /* dio x */
|
||
0107776, /* xct x */
|
||
0730002, /* rpb + wait */
|
||
0760400, /* x, halt */
|
||
0607772 /* jmp r */
|
||
};
|
||
|
||
t_stat ptr_boot (int32 unitno)
|
||
{
|
||
int32 i;
|
||
|
||
for (i = 0; i < BOOT_LEN; i++) M[BOOT_START + i] = boot_rom[i];
|
||
PC = BOOT_START;
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Paper tape punch: IOT routine */
|
||
|
||
int32 ptp (int32 inst, int32 dev, int32 data)
|
||
{
|
||
iosta = iosta & ~IOS_PTP; /* clear flag */
|
||
ptp_rpls = 0;
|
||
ptp_unit.buf = (dev == 0006)? ((data >> 12) | 0200): (data & 0377);
|
||
sim_activate (&ptp_unit, ptp_unit.wait); /* start unit */
|
||
if (GEN_CPLS (inst)) { /* comp pulse? */
|
||
ioc = 0;
|
||
ptp_rpls = 1; }
|
||
return data;
|
||
}
|
||
|
||
/* Unit service */
|
||
|
||
t_stat ptp_svc (UNIT *uptr)
|
||
{
|
||
iosta = iosta | IOS_PTP; /* set flag */
|
||
sbs = sbs | SB_RQ; /* req seq break */
|
||
ioc = ioc | ptp_rpls; /* process restart */
|
||
if ((ptp_unit.flags & UNIT_ATT) == 0) /* not attached? */
|
||
return IORETURN (ptp_stopioe, SCPE_UNATT);
|
||
if (putc (ptp_unit.buf, ptp_unit.fileref) == EOF) { /* I/O error? */
|
||
perror ("PTP I/O error");
|
||
clearerr (ptp_unit.fileref);
|
||
return SCPE_IOERR; }
|
||
ptp_unit.pos = ptp_unit.pos + 1;
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Reset routine */
|
||
|
||
t_stat ptp_reset (DEVICE *dptr)
|
||
{
|
||
ptp_unit.buf = 0; /* clear state */
|
||
ptp_rpls = 0;
|
||
iosta = iosta & ~IOS_PTP; /* clear flag */
|
||
sim_cancel (&ptp_unit); /* deactivate unit */
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Terminal input: IOT routine */
|
||
|
||
int32 tti (int32 inst, int32 dev, int32 data)
|
||
{
|
||
iosta = iosta & ~IOS_TTI; /* clear flag */
|
||
if (inst & (IO_WAIT | IO_CPLS)) /* wait or sync? */
|
||
return (STOP_RSRV << IOT_V_REASON) | (tti_unit.buf & 077);
|
||
return tti_unit.buf & 077;
|
||
}
|
||
|
||
/* Unit service */
|
||
|
||
t_stat tti_svc (UNIT *uptr)
|
||
{
|
||
int32 in, temp;
|
||
|
||
sim_activate (&tti_unit, tti_unit.wait); /* continue poll */
|
||
if (tti_state & CW) { /* char waiting? */
|
||
tti_unit.buf = tti_state & TT_WIDTH; /* return char */
|
||
tti_state = tti_state & ~CW; } /* not waiting */
|
||
else { if ((temp = sim_poll_kbd ()) < SCPE_KFLAG) return temp;
|
||
temp = temp & 0177;
|
||
if (temp == 0177) temp = '\b'; /* rubout? bs */
|
||
sim_putchar (temp); /* echo */
|
||
if (temp == '\r') sim_putchar ('\n'); /* cr? add nl */
|
||
in = ascii_to_fiodec[temp]; /* translate char */
|
||
if (in == 0) return SCPE_OK; /* no xlation? */
|
||
if ((in & BOTH) || ((in & UC) == (tti_state & UC)))
|
||
tti_unit.buf = in & TT_WIDTH;
|
||
else { tti_unit.buf = (in & UC)? FIODEC_UC: FIODEC_LC;
|
||
tti_state = in | CW; } } /* set 2nd waiting */
|
||
iosta = iosta | IOS_TTI; /* set flag */
|
||
sbs = sbs | SB_RQ; /* req seq break */
|
||
PF = PF | 040; /* set prog flag 1 */
|
||
tti_unit.pos = tti_unit.pos + 1;
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Reset routine */
|
||
|
||
t_stat tti_reset (DEVICE *dptr)
|
||
{
|
||
tti_unit.buf = 0; /* clear buffer */
|
||
tti_state = 0; /* clear state */
|
||
iosta = iosta & ~IOS_TTI; /* clear flag */
|
||
sim_activate (&tti_unit, tti_unit.wait); /* activate unit */
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Terminal output: IOT routine */
|
||
|
||
int32 tto (int32 inst, int32 dev, int32 data)
|
||
{
|
||
iosta = iosta & ~IOS_TTO; /* clear flag */
|
||
tto_rpls = 0;
|
||
tto_unit.buf = data & TT_WIDTH; /* load buffer */
|
||
sim_activate (&tto_unit, tto_unit.wait); /* activate unit */
|
||
if (GEN_CPLS (inst)) { /* comp pulse? */
|
||
ioc = 0;
|
||
tto_rpls = 1; }
|
||
return data;
|
||
}
|
||
|
||
/* Unit service */
|
||
|
||
t_stat tto_svc (UNIT *uptr)
|
||
{
|
||
int32 out;
|
||
|
||
iosta = iosta | IOS_TTO; /* set flag */
|
||
sbs = sbs | SB_RQ; /* req seq break */
|
||
ioc = ioc | tto_rpls; /* process restart */
|
||
if (tto_unit.buf == FIODEC_UC) { /* upper case? */
|
||
tto_state = UC;
|
||
return SCPE_OK; }
|
||
if (tto_unit.buf == FIODEC_LC) { /* lower case? */
|
||
tto_state = 0;
|
||
return SCPE_OK; }
|
||
out = fiodec_to_ascii[tto_unit.buf | tto_state]; /* translate */
|
||
if (out == 0) return SCPE_OK; /* no translation? */
|
||
sim_putchar (out);
|
||
tto_unit.pos = tto_unit.pos + 1;
|
||
if (out == '\r') { /* cr? add lf */
|
||
sim_putchar ('\n');
|
||
tto_unit.pos = tto_unit.pos + 1; }
|
||
return SCPE_OK;
|
||
}
|
||
|
||
/* Reset routine */
|
||
|
||
t_stat tto_reset (DEVICE *dptr)
|
||
{
|
||
tto_unit.buf = 0; /* clear buffer */
|
||
tto_state = 0; /* clear state */
|
||
tto_rpls = 0;
|
||
iosta = iosta & ~IOS_TTO; /* clear flag */
|
||
sim_cancel (&tto_unit); /* deactivate unit */
|
||
return SCPE_OK;
|
||
}
|