ae825c9afb
This avoids a potential invalid pointer dereference when formatting the return value from sim_instr() if it is < SCPE_BASE but greater than the previously defined static array size.sizeof Update simh.doc to reflect this generic change.
965 lines
46 KiB
C
965 lines
46 KiB
C
/* pdp10_sys.c: PDP-10 simulator interface
|
|
|
|
Copyright (c) 1993-2017, Robert M Supnik
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a
|
|
copy of this software and associated documentation files (the "Software"),
|
|
to deal in the Software without restriction, including without limitation
|
|
the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
and/or sell copies of the Software, and to permit persons to whom the
|
|
Software is furnished to do so, subject to the following conditions:
|
|
|
|
The above copyright notice and this permission notice shall be included in
|
|
all copies or substantial portions of the Software.
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
|
|
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
Except as contained in this notice, the name of Robert M Supnik shall not be
|
|
used in advertising or otherwise to promote the sale, use or other dealings
|
|
in this Software without prior written authorization from Robert M Supnik.
|
|
|
|
09-Mar-17 RMS Added mask on EXE repeat count (COVERITY)
|
|
Fixed word count test in EXE loader (COVERITY)
|
|
20-Jan-17 RMS Fixed RIM loader to handle ITS and RIM10B formats
|
|
04-Apr-11 RMS Removed DEUNA/DELUA support - never implemented
|
|
01-Feb-07 RMS Added CD support
|
|
22-Jul-05 RMS Fixed warning from Solaris C (from Doug Gwyn)
|
|
09-Jan-03 RMS Added DEUNA/DELUA support
|
|
12-Sep-02 RMS Added RX211 support
|
|
22-Apr-02 RMS Removed magtape record length error
|
|
17-Sep-01 RMS Removed multiconsole support
|
|
25-Aug-01 RMS Enabled DZ11
|
|
27-May-01 RMS Added multiconsole support
|
|
29-Apr-01 RMS Fixed format for RDPCST, WRPCST
|
|
Added CLRCSH for ITS
|
|
03-Apr-01 RMS Added support for loading EXE files
|
|
19-Mar-01 RMS Added support for loading SAV files
|
|
30-Oct-00 RMS Added support for examine to file
|
|
*/
|
|
|
|
#include "pdp10_defs.h"
|
|
#include <ctype.h>
|
|
|
|
extern DEVICE cpu_dev;
|
|
extern DEVICE pag_dev;
|
|
extern DEVICE tim_dev;
|
|
extern DEVICE fe_dev;
|
|
extern DEVICE uba_dev;
|
|
extern DEVICE ptr_dev;
|
|
extern DEVICE ptp_dev;
|
|
extern DEVICE rp_dev;
|
|
extern DEVICE tu_dev;
|
|
extern DEVICE dz_dev;
|
|
extern DEVICE ry_dev;
|
|
extern DEVICE cr_dev;
|
|
extern DEVICE lp20_dev;
|
|
extern DEVICE xu_dev;
|
|
extern DEVICE dup_dev;
|
|
extern DEVICE kmc_dev;
|
|
extern DEVICE dmc_dev;
|
|
extern DEVICE ch_dev;
|
|
extern REG cpu_reg[];
|
|
extern a10 saved_PC;
|
|
|
|
/* SCP data structures and interface routines
|
|
|
|
sim_name simulator name string
|
|
sim_PC pointer to saved PC register descriptor
|
|
sim_emax number of words for examine
|
|
sim_devices array of pointers to simulated devices
|
|
sim_stop_messages array of pointers to stop messages
|
|
sim_load binary loader
|
|
*/
|
|
|
|
char sim_name[] = "PDP-10";
|
|
|
|
REG *sim_PC = &cpu_reg[0];
|
|
|
|
int32 sim_emax = 1;
|
|
|
|
DEVICE *sim_devices[] = {
|
|
&cpu_dev,
|
|
&pag_dev,
|
|
&tim_dev,
|
|
&fe_dev,
|
|
&uba_dev,
|
|
&ptr_dev,
|
|
&ptp_dev,
|
|
&ry_dev,
|
|
&lp20_dev,
|
|
&cr_dev,
|
|
&rp_dev,
|
|
&tu_dev,
|
|
&dz_dev,
|
|
&xu_dev,
|
|
&dup_dev,
|
|
&kmc_dev,
|
|
&dmc_dev,
|
|
&ch_dev,
|
|
NULL
|
|
};
|
|
|
|
const char *sim_stop_messages[SCPE_BASE] = {
|
|
"Unknown error",
|
|
"HALT instruction",
|
|
"Breakpoint",
|
|
"Illegal instruction",
|
|
"Illegal interrupt instruction",
|
|
"Paging error in interrupt",
|
|
"Zero vector table",
|
|
"NXM on UPT/EPT reference",
|
|
"Nested indirect address limit exceeded",
|
|
"Nested XCT limit exceeded",
|
|
"Invalid I/O controller",
|
|
"Address stop",
|
|
"Console FE halt",
|
|
"Unaligned DMA",
|
|
"Panic stop"
|
|
};
|
|
|
|
/* Binary loader, supports RIM10, SAV, EXE */
|
|
|
|
#define FMT_R 1 /* RIM10 */
|
|
#define FMT_S 2 /* SAV */
|
|
#define FMT_E 3 /* EXE */
|
|
|
|
#define EXE_DIR 01776 /* EXE directory */
|
|
#define EXE_VEC 01775 /* EXE entry vec */
|
|
#define EXE_PDV 01774 /* EXE ignored */
|
|
#define EXE_END 01777 /* EXE end */
|
|
|
|
/* RIM10B loader
|
|
|
|
RIM10B format is a binary paper tape format (all data frames
|
|
are 200 or greater). It consists of blocks containing
|
|
|
|
-count,,origin-1
|
|
word
|
|
:
|
|
word
|
|
checksum (includes IOWD)
|
|
:
|
|
JRST start
|
|
|
|
The checksum is the simple binary sum of all the words in
|
|
the block, including the IOWD.
|
|
|
|
ITS RIM format is a binary paper tape format (all data frames
|
|
are 200 or greater). It consists of blocks containing
|
|
|
|
-count,,origin
|
|
word
|
|
:
|
|
word
|
|
checksum (includes pseudo IOWD)
|
|
:
|
|
JRST start
|
|
|
|
The checksum is the simple binary sum of all the words in
|
|
the block, including the pseudo IOWD. The checksum is rotated
|
|
left by 1 before each new word is added in.
|
|
|
|
Both formats include the actual RIM loader as the first block.
|
|
It begins with a BLKI word: -count,,start-1. The count is 16(8)
|
|
for RIM10B and 17(8) for ITS RIM. On a real KA10 or KI10, this
|
|
twisty little program is loaded into the ACs and executed.
|
|
Here it is simply skipped.
|
|
*/
|
|
|
|
d10 getrimw (FILE *fileref)
|
|
{
|
|
int32 i, tmp;
|
|
d10 word;
|
|
|
|
word = 0;
|
|
for (i = 0; i < 6;) {
|
|
if ((tmp = getc (fileref)) == EOF)
|
|
return -1;
|
|
if (tmp & 0200) {
|
|
word = (word << 6) | ((d10) tmp & 077);
|
|
i++;
|
|
}
|
|
}
|
|
return word;
|
|
}
|
|
|
|
t_stat load_rim (FILE *fileref)
|
|
{
|
|
d10 count, cksm, data;
|
|
a10 pa;
|
|
int32 op, i, ldrc;
|
|
t_bool its_rim;
|
|
extern d10 rot (d10 val, a10 ea);
|
|
|
|
data = getrimw (fileref); /* get first word */
|
|
if ((data < 0) || ((data & AMASK) != 0)) /* error? SA != 0? */
|
|
return SCPE_FMT;
|
|
ldrc = 01000000 - ((int32) (LRZ (data))); /* get loader count */
|
|
if (ldrc == 016) /* 16? RIM10B */
|
|
its_rim = FALSE;
|
|
else if (ldrc == 017) /* 17? ITS RIM */
|
|
its_rim = TRUE;
|
|
else return SCPE_FMT; /* unknown */
|
|
|
|
for (i = 0; i < ldrc; i++) { /* skip the loader */
|
|
data = getrimw (fileref);
|
|
if (data < 0)
|
|
return SCPE_FMT;
|
|
}
|
|
|
|
for ( ;; ) { /* loop until JRST */
|
|
count = cksm = getrimw (fileref); /* get header */
|
|
if (count < 0) /* read err? */
|
|
return SCPE_FMT;
|
|
if (TSTS (count)) { /* hdr = IOWD? */
|
|
for ( ; TSTS (count); count = AOB (count)) {
|
|
data = getrimw (fileref); /* get data wd */
|
|
if (data < 0)
|
|
return SCPE_FMT;
|
|
if (its_rim) { /* ITS RIM? */
|
|
cksm = (rot (cksm, 1) + data) & DMASK; /* add to rotated cksm */
|
|
pa = ((a10) count) & AMASK; /* store */
|
|
}
|
|
else { /* RIM10B */
|
|
cksm = (cksm + data) & DMASK; /* add to cksm */
|
|
pa = ((a10) count + 1) & AMASK; /* store */
|
|
}
|
|
M[pa] = data;
|
|
} /* end for */
|
|
data = getrimw (fileref); /* get cksm */
|
|
if (data < 0)
|
|
return SCPE_FMT;
|
|
if (cksm != data) /* test cksm */
|
|
return SCPE_CSUM;
|
|
} /* end if count */
|
|
else {
|
|
op = GET_OP (count); /* not IOWD */
|
|
if (op != OP_JRST) /* JRST? */
|
|
return SCPE_FMT;
|
|
saved_PC = (a10) count & AMASK; /* set PC */
|
|
break;
|
|
} /* end else */
|
|
} /* end for */
|
|
return SCPE_OK;
|
|
}
|
|
|
|
/* SAV file loader
|
|
|
|
SAV format is a disk file format (36b words). It consists of
|
|
blocks containing:
|
|
|
|
-count,,origin-1
|
|
word
|
|
:
|
|
word
|
|
:
|
|
JRST start
|
|
*/
|
|
|
|
t_stat load_sav (FILE *fileref)
|
|
{
|
|
d10 count, data;
|
|
a10 pa;
|
|
int32 wc, op;
|
|
|
|
for ( ;; ) { /* loop */
|
|
wc = fxread (&count, sizeof (d10), 1, fileref); /* read IOWD */
|
|
if (wc == 0) /* done? */
|
|
return SCPE_OK;
|
|
if (TSTS (count)) { /* IOWD? */
|
|
for ( ; TSTS (count); count = AOB (count)) {
|
|
wc = fxread (&data, sizeof (d10), 1, fileref);
|
|
if (wc == 0)
|
|
return SCPE_FMT;
|
|
pa = ((a10) count + 1) & AMASK; /* store data */
|
|
M[pa] = data;
|
|
} /* end for */
|
|
} /* end if count*/
|
|
else {
|
|
op = GET_OP (count); /* not IOWD */
|
|
if (op != OP_JRST) /* JRST? */
|
|
return SCPE_FMT;
|
|
saved_PC = (a10) count & AMASK; /* set PC */
|
|
break;
|
|
} /* end else */
|
|
} /* end for */
|
|
return SCPE_OK;
|
|
}
|
|
|
|
/* EXE file loader
|
|
|
|
EXE format is a disk file format (36b words). It consists of
|
|
blocks containing:
|
|
|
|
block type,,total words = n
|
|
n - 1 data words
|
|
|
|
Block types are
|
|
|
|
EXE_DIR (1776) directory
|
|
EXE_VEC (1775) entry vector
|
|
EXE_PDV (1774) optional blocks
|
|
EXE_END (1777) end block
|
|
|
|
The directory blocks are the most important and contain doubleword
|
|
page loading information:
|
|
|
|
word0<0:8> = flags
|
|
<9:35> = page in file (0 if 0 page)
|
|
word1<0:8> = repeat count - 1
|
|
<9:35> = page in memory
|
|
*/
|
|
|
|
#define DIRSIZ (2 * PAG_SIZE)
|
|
|
|
t_stat load_exe (FILE *fileref)
|
|
{
|
|
d10 data, dirbuf[DIRSIZ], pagbuf[PAG_SIZE], entbuf[2];
|
|
int32 ndir, entvec, i, j, k, cont, bsz, bty, rpt, wc;
|
|
int32 fpage, mpage;
|
|
a10 ma;
|
|
|
|
ndir = entvec = 0; /* no dir, entvec */
|
|
cont = 1;
|
|
do {
|
|
wc = fxread (&data, sizeof (d10), 1, fileref); /* read blk hdr */
|
|
if (wc == 0) /* error? */
|
|
return SCPE_FMT;
|
|
bsz = (int32) ((data & RMASK) - 1); /* get count */
|
|
if (bsz < 0) /* zero? */
|
|
return SCPE_FMT;
|
|
bty = (int32) LRZ (data); /* get type */
|
|
switch (bty) { /* case type */
|
|
|
|
case EXE_DIR: /* directory */
|
|
if (ndir != 0) /* got one */
|
|
return SCPE_FMT;
|
|
ndir = fxread (dirbuf, sizeof (d10), bsz, fileref);
|
|
if (ndir < bsz) /* error */
|
|
return SCPE_FMT;
|
|
break;
|
|
|
|
case EXE_PDV: /* optional */
|
|
(void)fseek (fileref, bsz * sizeof (d10), SEEK_CUR);/* skip data */
|
|
break;
|
|
|
|
case EXE_VEC: /* entry vec */
|
|
if (bsz != 2) /* must be 2 wds */
|
|
return SCPE_FMT;
|
|
entvec = fxread (entbuf, sizeof (d10), bsz, fileref);
|
|
if (entvec < 2) /* error? */
|
|
return SCPE_FMT;
|
|
cont = 0; /* stop */
|
|
break;
|
|
|
|
case EXE_END: /* end */
|
|
if (bsz != 0) /* must be hdr */
|
|
return SCPE_FMT;
|
|
cont = 0; /* stop */
|
|
break;
|
|
|
|
default:
|
|
return SCPE_FMT;
|
|
} /* end switch */
|
|
} while (cont); /* end do */
|
|
|
|
for (i = 0; i < ndir; i = i + 2) { /* loop thru dir */
|
|
fpage = (int32) (dirbuf[i] & RMASK); /* file page */
|
|
mpage = (int32) (dirbuf[i + 1] & RMASK); /* memory page */
|
|
rpt = ((int32) ((dirbuf[i + 1] >> 27) + 1)) & 0777; /* repeat count */
|
|
for (j = 0; j < rpt; j++, mpage++) { /* loop thru rpts */
|
|
if (fpage) { /* file pages? */
|
|
(void)fseek (fileref, (fpage << PAG_V_PN) * sizeof (d10), SEEK_SET);
|
|
wc = fxread (pagbuf, sizeof (d10), PAG_SIZE, fileref);
|
|
if (wc < PAG_SIZE)
|
|
return SCPE_FMT;
|
|
fpage++;
|
|
}
|
|
ma = mpage << PAG_V_PN; /* mem addr */
|
|
for (k = 0; k < PAG_SIZE; k++, ma++) { /* copy buf to mem */
|
|
if (MEM_ADDR_NXM (ma))
|
|
return SCPE_NXM;
|
|
M[ma] = fpage? (pagbuf[k] & DMASK): 0;
|
|
} /* end copy */
|
|
} /* end rpt */
|
|
} /* end directory */
|
|
if (entvec && entbuf[1])
|
|
saved_PC = (int32) (entbuf[1] & RMASK); /* start addr */
|
|
return SCPE_OK;
|
|
}
|
|
|
|
/* Master loader */
|
|
|
|
t_stat sim_load (FILE *fileref, CONST char *cptr, CONST char *fnam, int flag)
|
|
{
|
|
d10 data;
|
|
int32 wc, fmt;
|
|
|
|
fmt = 0; /* no fmt */
|
|
if (sim_switches & SWMASK ('R')) /* -r? */
|
|
fmt = FMT_R;
|
|
else if (sim_switches & SWMASK ('S')) /* -s? */
|
|
fmt = FMT_S;
|
|
else if (sim_switches & SWMASK ('E')) /* -e? */
|
|
fmt = FMT_E;
|
|
else if (match_ext (fnam, "RIM")) /* .RIM? */
|
|
fmt = FMT_R;
|
|
else if (match_ext (fnam, "SAV")) /* .SAV? */
|
|
fmt = FMT_S;
|
|
else if (match_ext (fnam, "EXE")) /* .EXE? */
|
|
fmt = FMT_E;
|
|
else {
|
|
wc = fxread (&data, sizeof (d10), 1, fileref); /* read hdr */
|
|
if (wc == 0) /* error? */
|
|
return SCPE_FMT;
|
|
if (LRZ (data) == EXE_DIR) /* EXE magic? */
|
|
fmt = FMT_E;
|
|
else if (TSTS (data)) { /* SAV/RIM magic? */
|
|
if ((data & AMASK) != 0) /* SAV has SA != 0 */
|
|
fmt = FMT_S;
|
|
else fmt = FMT_R; /* RIM has SA == 0 */
|
|
}
|
|
(void)fseek (fileref, 0, SEEK_SET); /* rewind */
|
|
}
|
|
|
|
switch (fmt) { /* case fmt */
|
|
|
|
case FMT_R: /* RIM */
|
|
return load_rim (fileref);
|
|
|
|
case FMT_S: /* SAV */
|
|
return load_sav (fileref);
|
|
|
|
case FMT_E: /* EXE */
|
|
return load_exe (fileref);
|
|
}
|
|
|
|
sim_printf ("Can't determine load file format\n");
|
|
return SCPE_FMT;
|
|
}
|
|
|
|
/* Symbol tables */
|
|
|
|
#define I_V_FL 39 /* inst class */
|
|
#define I_M_FL 03 /* class mask */
|
|
#define I_ITS INT64_C(004000000000000) /* ITS flag */
|
|
#define I_AC INT64_C(000000000000000) /* AC, address */
|
|
#define I_OP INT64_C(010000000000000) /* address only */
|
|
#define I_IO INT64_C(020000000000000) /* classic I/O */
|
|
#define I_V_AC 00
|
|
#define I_V_OP 01
|
|
#define I_V_IO 02
|
|
|
|
static const d10 masks[] = {
|
|
INT64_C(0777000000000), INT64_C(0777740000000),
|
|
INT64_C(0700340000000), INT64_C(0777777777777)
|
|
};
|
|
|
|
static const char *opcode[] = {
|
|
"XCTR", "XCTI", /* ITS only */
|
|
"IORDI", "IORDQ", "IORD", "IOWR", "IOWRI", "IOWRQ",
|
|
"IORDBI", "IORDBQ", "IORDB", "IOWRB", "IOWRBI", "IOWRBQ",
|
|
"CLRCSH", "RDPCST", "WRPCST",
|
|
"SDBR1", "SDBR2", "SDBR3", "SDBR4", "SPM",
|
|
"LDBR1", "LDBR2", "LDBR3", "LDBR4", "LPMR",
|
|
|
|
"PORTAL", "JRSTF", "HALT", /* AC defines op */
|
|
"XJRSTF", "XJEN", "XPCW",
|
|
"JEN", "SFM", "XJRST", "IBP",
|
|
"JFOV", "JCRY1", "JCRY0", "JCRY", "JOV",
|
|
|
|
"APRID", "WRAPR", "RDAPR", "WRPI", "RDPI", "RDUBR", "CLRPT", "WRUBR",
|
|
"WREBR", "RDEBR",
|
|
"RDSPB", "RDCSB", "RDPUR", "RDCSTM", "RDTIM", "RDINT", "RDHSB",
|
|
"WRSPB", "WRCSB", "WRPUR", "WRCSTM", "WRTIM", "WRINT", "WRHSB",
|
|
|
|
"LUUO01", "LUUO02", "LUUO03", "LUUO04", "LUUO05", "LUUO06", "LUUO07",
|
|
"LUUO10", "LUUO11", "LUUO12", "LUUO13", "LUUO14", "LUUO15", "LUUO16", "LUUO17",
|
|
"LUUO20", "LUUO21", "LUUO22", "LUUO23", "LUUO24", "LUUO25", "LUUO26", "LUUO27",
|
|
"LUUO30", "LUUO31", "LUUO32", "LUUO33", "LUUO34", "LUUO35", "LUUO36", "LUUO37",
|
|
"MUUO40", "MUUO41", "MUUO42", "MUUO43", "MUUO44", "MUUO45", "MUUO46", "MUUO47",
|
|
"MUUO50", "MUUO51", "MUUO52", "MUUO53", "MUUO54", "MUUO55", "MUUO56", "MUUO57",
|
|
"MUUO60", "MUUO61", "MUUO62", "MUUO63", "MUUO64", "MUUO65", "MUUO66", "MUUO67",
|
|
"MUUO70", "MUUO71", "MUUO72", "MUUO73", "MUUO74", "MUUO75", "MUUO76", "MUUO77",
|
|
|
|
"UJEN", "GFAD", "GFSB", "JSYS", "ADJSP", "GFMP", "GFDV ",
|
|
"DFAD", "DFSB", "DFMP", "DFDV", "DADD", "DSUB", "DMUL", "DDIV",
|
|
"DMOVE", "DMOVN", "FIX", "EXTEND", "DMOVEM", "DMOVNM", "FIXR", "FLTR",
|
|
"UFA", "DFN", "FSC", "ADJBP", "ILDB", "LDB", "IDPB", "DPB",
|
|
"FAD", "FADL", "FADM", "FADB", "FADR", "FADRL", "FADRM", "FADRB",
|
|
"FSB", "FSBL", "FSBM", "FSBB", "FSBR", "FSBRL", "FSBRM", "FSBRB",
|
|
"FMP", "FMPL", "FMPM", "FMPB", "FMPR", "FMPRL", "FMPRM", "FMPRB",
|
|
"FDV", "FDVL", "FDVM", "FDVB", "FDVR", "FDVRL", "FDVRM", "FDVRB",
|
|
|
|
"MOVE", "MOVEI", "MOVEM", "MOVES", "MOVS", "MOVSI", "MOVSM", "MOVSS",
|
|
"MOVN", "MOVNI", "MOVNM", "MOVNS", "MOVM", "MOVMI", "MOVMM", "MOVMS",
|
|
"IMUL", "IMULI", "IMULM", "IMULB", "MUL", "MULI", "MULM", "MULB",
|
|
"IDIV", "IDIVI", "IDIVM", "IDIVB", "DIV", "DIVI", "DIVM", "DIVB",
|
|
"ASH", "ROT", "LSH", "JFFO", "ASHC", "ROTC", "LSHC", "CIRC",
|
|
"EXCH", "BLT", "AOBJP", "AOBJN", "JRST", "JFCL", "XCT", "MAP",
|
|
"PUSHJ", "PUSH", "POP", "POPJ", "JSR", "JSP", "JSA", "JRA",
|
|
"ADD", "ADDI", "ADDM", "ADDB", "SUB", "SUBI", "SUBM", "SUBB",
|
|
|
|
"CAI", "CAIL", "CAIE", "CAILE", "CAIA", "CAIGE", "CAIN", "CAIG",
|
|
"CAM", "CAML", "CAME", "CAMLE", "CAMA", "CAMGE", "CAMN", "CAMG",
|
|
"JUMP", "JUMPL", "JUMPE", "JUMPLE", "JUMPA", "JUMPGE", "JUMPN", "JUMPG",
|
|
"SKIP", "SKIPL", "SKIPE", "SKIPLE", "SKIPA", "SKIPGE", "SKIPN", "SKIPG",
|
|
"AOJ", "AOJL", "AOJE", "AOJLE", "AOJA", "AOJGE", "AOJN", "AOJG",
|
|
"AOS", "AOSL", "AOSE", "AOSLE", "AOSA", "AOSGE", "AOSN", "AOSG",
|
|
"SOJ", "SOJL", "SOJE", "SOJLE", "SOJA", "SOJGE", "SOJN", "SOJG",
|
|
"SOS", "SOSL", "SOSE", "SOSLE", "SOSA", "SOSGE", "SOSN", "SOSG",
|
|
|
|
"SETZ", "SETZI", "SETZM", "SETZB", "AND", "ANDI", "ANDM", "ANDB",
|
|
"ANDCA", "ANDCAI", "ANDCAM", "ANDCAB", "SETM", "SETMI", "SETMM", "SETMB",
|
|
"ANDCM", "ANDCMI", "ANDCMM", "ANDCMB", "SETA", "SETAI", "SETAM", "SETAB",
|
|
"XOR", "XORI", "XORM", "XORB", "IOR", "IORI", "IORM", "IORB",
|
|
"ANDCB", "ANDCBI", "ANDCBM", "ANDCBB", "EQV", "EQVI", "EQVM", "EQVB",
|
|
"SETCA", "SETCAI", "SETCAM", "SETCAB", "ORCA", "ORCAI", "ORCAM", "ORCAB",
|
|
"SETCM", "SETCMI", "SETCMM", "SETCMB", "ORCM", "ORCMI", "ORCMM", "ORCMB",
|
|
"ORCB", "ORCBI", "ORCBM", "ORCBB", "SETO", "SETOI", "SETOM", "SETOB",
|
|
|
|
"HLL", "HLLI", "HLLM", "HLLS", "HRL", "HRLI", "HRLM", "HRLS",
|
|
"HLLZ", "HLLZI", "HLLZM", "HLLZS", "HRLZ", "HRLZI", "HRLZM", "HRLZS",
|
|
"HLLO", "HLLOI", "HLLOM", "HLLOS", "HRLO", "HRLOI", "HRLOM", "HRLOS",
|
|
"HLLE", "HLLEI", "HLLEM", "HLLES", "HRLE", "HRLEI", "HRLEM", "HRLES",
|
|
"HRR", "HRRI", "HRRM", "HRRS", "HLR", "HLRI", "HLRM", "HLRS",
|
|
"HRRZ", "HRRZI", "HRRZM", "HRRZS", "HLRZ", "HLRZI", "HLRZM", "HLRZS",
|
|
"HRRO", "HRROI", "HRROM", "HRROS", "HLRO", "HLROI", "HLROM", "HLROS",
|
|
"HRRE", "HRREI", "HRREM", "HRRES", "HLRE", "HLREI", "HLREM", "HLRES",
|
|
|
|
"TRN", "TLN", "TRNE", "TLNE", "TRNA", "TLNA", "TRNN", "TLNN",
|
|
"TDN", "TSN", "TDNE", "TSNE", "TDNA", "TSNA", "TDNN", "TSNN",
|
|
"TRZ", "TLZ", "TRZE", "TLZE", "TRZA", "TLZA", "TRZN", "TLZN",
|
|
"TDZ", "TSZ", "TDZE", "TSZE", "TDZA", "TSZA", "TDZN", "TSZN",
|
|
"TRC", "TLC", "TRCE", "TLCE", "TRCA", "TLCA", "TRCN", "TLCN",
|
|
"TDC", "TSC", "TDCE", "TSCE", "TDCA", "TSCA", "TDCN", "TSCN",
|
|
"TRO", "TLO", "TROE", "TLOE", "TROA", "TLOA", "TRON", "TLON",
|
|
"TDO", "TSO", "TDOE", "TSOE", "TDOA", "TSOA", "TDON", "TSON",
|
|
|
|
"UMOVE", "UMOVEM", /* KS10 I/O */
|
|
"TIOE", "TION", "RDIO", "WRIO",
|
|
"BSIO", "BCIO", "BLTBU", "BLTUB",
|
|
"TIOEB", "TIONB", "RDIOB", "WRIOB",
|
|
"BSIOB", "BCIOB",
|
|
|
|
"BLKI", "DATAI", "BLKO", "DATAO", /* classic I/O */
|
|
"CONO", "CONI", "CONSZ", "CONSO",
|
|
|
|
"CLEAR", "CLEARI", "CLEARM", "CLEARB",
|
|
"OR", "ORI", "ORM", "ORB", "XMOVEI", "XHLLI", /* alternate ops */
|
|
|
|
"CMPSL", "CMPSE", "CMPSLE", /* extended ops */
|
|
"EDIT", "CMPSGE", "CMPSN", "CMPSG",
|
|
"CVTDBO", "CVTDBT", "CVTBDO", "CVTBDT",
|
|
"MOVSO", "MOVST", "MOVSLJ", "MOVSRJ",
|
|
"XBLT", "GSNGL", "GDBLE", "GDFIX",
|
|
"GFIX", "GDFIXR", "GFIXR", "DGFLTR",
|
|
"GFLTR", "GFSC",
|
|
|
|
NULL
|
|
};
|
|
|
|
static const d10 opc_val[] = {
|
|
INT64_C(0102000000000)+I_AC+I_ITS, INT64_C(0103000000000)+I_AC+I_ITS,
|
|
INT64_C(0710000000000)+I_AC+I_ITS, INT64_C(0711000000000)+I_AC+I_ITS, INT64_C(0712000000000)+I_AC+I_ITS,
|
|
INT64_C(0713000000000)+I_AC+I_ITS, INT64_C(0714000000000)+I_AC+I_ITS, INT64_C(0715000000000)+I_AC+I_ITS,
|
|
INT64_C(0720000000000)+I_AC+I_ITS, INT64_C(0721000000000)+I_AC+I_ITS, INT64_C(0722000000000)+I_AC+I_ITS,
|
|
INT64_C(0723000000000)+I_AC+I_ITS, INT64_C(0724000000000)+I_AC+I_ITS, INT64_C(0725000000000)+I_AC+I_ITS,
|
|
INT64_C(0701000000000)+I_OP+I_ITS, INT64_C(0701440000000)+I_OP+I_ITS, INT64_C(0701540000000)+I_OP+I_ITS,
|
|
INT64_C(0702000000000)+I_OP+I_ITS, INT64_C(0702040000000)+I_OP+I_ITS,
|
|
INT64_C(0702100000000)+I_OP+I_ITS, INT64_C(0702140000000)+I_OP+I_ITS, INT64_C(0702340000000)+I_OP+I_ITS,
|
|
INT64_C(0702400000000)+I_OP+I_ITS, INT64_C(0702440000000)+I_OP+I_ITS,
|
|
INT64_C(0702500000000)+I_OP+I_ITS, INT64_C(0702540000000)+I_OP+I_ITS, INT64_C(0702740000000)+I_OP+I_ITS,
|
|
|
|
INT64_C(0254040000000)+I_OP, INT64_C(0254100000000)+I_OP,
|
|
INT64_C(0254200000000)+I_OP, INT64_C(0254240000000)+I_OP, INT64_C(0254300000000)+I_OP, INT64_C(0254340000000)+I_OP,
|
|
INT64_C(0254500000000)+I_OP, INT64_C(0254600000000)+I_OP, INT64_C(0254640000000)+I_OP, INT64_C(0133000000000)+I_OP,
|
|
INT64_C(0255040000000)+I_OP, INT64_C(0255100000000)+I_OP, INT64_C(0255200000000)+I_OP, INT64_C(0255300000000)+I_OP,
|
|
INT64_C(0255400000000)+I_OP,
|
|
|
|
INT64_C(0700000000000)+I_OP, INT64_C(0700200000000)+I_OP, INT64_C(0700240000000)+I_OP, INT64_C(0700600000000)+I_OP,
|
|
INT64_C(0700640000000)+I_OP, INT64_C(0701040000000)+I_OP, INT64_C(0701100000000)+I_OP, INT64_C(0701140000000)+I_OP,
|
|
INT64_C(0701200000000)+I_OP, INT64_C(0701240000000)+I_OP,
|
|
INT64_C(0702000000000)+I_OP, INT64_C(0702040000000)+I_OP, INT64_C(0702100000000)+I_OP, INT64_C(0702140000000)+I_OP,
|
|
INT64_C(0702200000000)+I_OP, INT64_C(0702240000000)+I_OP, INT64_C(0702300000000)+I_OP,
|
|
INT64_C(0702400000000)+I_OP, INT64_C(0702440000000)+I_OP, INT64_C(0702500000000)+I_OP, INT64_C(0702540000000)+I_OP,
|
|
INT64_C(0702600000000)+I_OP, INT64_C(0702640000000)+I_OP, INT64_C(0702700000000)+I_OP,
|
|
|
|
INT64_C(0001000000000)+I_AC, INT64_C(0002000000000)+I_AC, INT64_C(0003000000000)+I_AC,
|
|
INT64_C(0004000000000)+I_AC, INT64_C(0005000000000)+I_AC, INT64_C(0006000000000)+I_AC, INT64_C(0007000000000)+I_AC,
|
|
INT64_C(0010000000000)+I_AC, INT64_C(0011000000000)+I_AC, INT64_C(0012000000000)+I_AC, INT64_C(0013000000000)+I_AC,
|
|
INT64_C(0014000000000)+I_AC, INT64_C(0015000000000)+I_AC, INT64_C(0016000000000)+I_AC, INT64_C(0017000000000)+I_AC,
|
|
INT64_C(0020000000000)+I_AC, INT64_C(0021000000000)+I_AC, INT64_C(0022000000000)+I_AC, INT64_C(0023000000000)+I_AC,
|
|
INT64_C(0024000000000)+I_AC, INT64_C(0025000000000)+I_AC, INT64_C(0026000000000)+I_AC, INT64_C(0027000000000)+I_AC,
|
|
INT64_C(0030000000000)+I_AC, INT64_C(0031000000000)+I_AC, INT64_C(0032000000000)+I_AC, INT64_C(0033000000000)+I_AC,
|
|
INT64_C(0034000000000)+I_AC, INT64_C(0035000000000)+I_AC, INT64_C(0036000000000)+I_AC, INT64_C(0037000000000)+I_AC,
|
|
INT64_C(0040000000000)+I_AC, INT64_C(0041000000000)+I_AC, INT64_C(0042000000000)+I_AC, INT64_C(0043000000000)+I_AC,
|
|
INT64_C(0044000000000)+I_AC, INT64_C(0045000000000)+I_AC, INT64_C(0046000000000)+I_AC, INT64_C(0047000000000)+I_AC,
|
|
INT64_C(0050000000000)+I_AC, INT64_C(0051000000000)+I_AC, INT64_C(0052000000000)+I_AC, INT64_C(0053000000000)+I_AC,
|
|
INT64_C(0054000000000)+I_AC, INT64_C(0055000000000)+I_AC, INT64_C(0056000000000)+I_AC, INT64_C(0057000000000)+I_AC,
|
|
INT64_C(0060000000000)+I_AC, INT64_C(0061000000000)+I_AC, INT64_C(0062000000000)+I_AC, INT64_C(0063000000000)+I_AC,
|
|
INT64_C(0064000000000)+I_AC, INT64_C(0065000000000)+I_AC, INT64_C(0066000000000)+I_AC, INT64_C(0067000000000)+I_AC,
|
|
INT64_C(0070000000000)+I_AC, INT64_C(0071000000000)+I_AC, INT64_C(0072000000000)+I_AC, INT64_C(0073000000000)+I_AC,
|
|
INT64_C(0074000000000)+I_AC, INT64_C(0075000000000)+I_AC, INT64_C(0076000000000)+I_AC, INT64_C(0077000000000)+I_AC,
|
|
|
|
INT64_C(0100000000000)+I_AC, INT64_C(0102000000000)+I_AC, INT64_C(0103000000000)+I_AC,
|
|
INT64_C(0104000000000)+I_AC, INT64_C(0105000000000)+I_AC, INT64_C(0106000000000)+I_AC, INT64_C(0107000000000)+I_AC,
|
|
INT64_C(0110000000000)+I_AC, INT64_C(0111000000000)+I_AC, INT64_C(0112000000000)+I_AC, INT64_C(0113000000000)+I_AC,
|
|
INT64_C(0114000000000)+I_AC, INT64_C(0115000000000)+I_AC, INT64_C(0116000000000)+I_AC, INT64_C(0117000000000)+I_AC,
|
|
INT64_C(0120000000000)+I_AC, INT64_C(0121000000000)+I_AC, INT64_C(0122000000000)+I_AC, INT64_C(0123000000000)+I_AC,
|
|
INT64_C(0124000000000)+I_AC, INT64_C(0125000000000)+I_AC, INT64_C(0126000000000)+I_AC, INT64_C(0127000000000)+I_AC,
|
|
INT64_C(0130000000000)+I_AC, INT64_C(0131000000000)+I_AC, INT64_C(0132000000000)+I_AC, INT64_C(0133000000000)+I_AC,
|
|
INT64_C(0134000000000)+I_AC, INT64_C(0135000000000)+I_AC, INT64_C(0136000000000)+I_AC, INT64_C(0137000000000)+I_AC,
|
|
INT64_C(0140000000000)+I_AC, INT64_C(0141000000000)+I_AC, INT64_C(0142000000000)+I_AC, INT64_C(0143000000000)+I_AC,
|
|
INT64_C(0144000000000)+I_AC, INT64_C(0145000000000)+I_AC, INT64_C(0146000000000)+I_AC, INT64_C(0147000000000)+I_AC,
|
|
INT64_C(0150000000000)+I_AC, INT64_C(0151000000000)+I_AC, INT64_C(0152000000000)+I_AC, INT64_C(0153000000000)+I_AC,
|
|
INT64_C(0154000000000)+I_AC, INT64_C(0155000000000)+I_AC, INT64_C(0156000000000)+I_AC, INT64_C(0157000000000)+I_AC,
|
|
INT64_C(0160000000000)+I_AC, INT64_C(0161000000000)+I_AC, INT64_C(0162000000000)+I_AC, INT64_C(0163000000000)+I_AC,
|
|
INT64_C(0164000000000)+I_AC, INT64_C(0165000000000)+I_AC, INT64_C(0166000000000)+I_AC, INT64_C(0167000000000)+I_AC,
|
|
INT64_C(0170000000000)+I_AC, INT64_C(0171000000000)+I_AC, INT64_C(0172000000000)+I_AC, INT64_C(0173000000000)+I_AC,
|
|
INT64_C(0174000000000)+I_AC, INT64_C(0175000000000)+I_AC, INT64_C(0176000000000)+I_AC, INT64_C(0177000000000)+I_AC,
|
|
|
|
INT64_C(0200000000000)+I_AC, INT64_C(0201000000000)+I_AC, INT64_C(0202000000000)+I_AC, INT64_C(0203000000000)+I_AC,
|
|
INT64_C(0204000000000)+I_AC, INT64_C(0205000000000)+I_AC, INT64_C(0206000000000)+I_AC, INT64_C(0207000000000)+I_AC,
|
|
INT64_C(0210000000000)+I_AC, INT64_C(0211000000000)+I_AC, INT64_C(0212000000000)+I_AC, INT64_C(0213000000000)+I_AC,
|
|
INT64_C(0214000000000)+I_AC, INT64_C(0215000000000)+I_AC, INT64_C(0216000000000)+I_AC, INT64_C(0217000000000)+I_AC,
|
|
INT64_C(0220000000000)+I_AC, INT64_C(0221000000000)+I_AC, INT64_C(0222000000000)+I_AC, INT64_C(0223000000000)+I_AC,
|
|
INT64_C(0224000000000)+I_AC, INT64_C(0225000000000)+I_AC, INT64_C(0226000000000)+I_AC, INT64_C(0227000000000)+I_AC,
|
|
INT64_C(0230000000000)+I_AC, INT64_C(0231000000000)+I_AC, INT64_C(0232000000000)+I_AC, INT64_C(0233000000000)+I_AC,
|
|
INT64_C(0234000000000)+I_AC, INT64_C(0235000000000)+I_AC, INT64_C(0236000000000)+I_AC, INT64_C(0237000000000)+I_AC,
|
|
INT64_C(0240000000000)+I_AC, INT64_C(0241000000000)+I_AC, INT64_C(0242000000000)+I_AC, INT64_C(0243000000000)+I_AC,
|
|
INT64_C(0244000000000)+I_AC, INT64_C(0245000000000)+I_AC, INT64_C(0246000000000)+I_AC, INT64_C(0247000000000)+I_AC+I_ITS,
|
|
INT64_C(0250000000000)+I_AC, INT64_C(0251000000000)+I_AC, INT64_C(0252000000000)+I_AC, INT64_C(0253000000000)+I_AC,
|
|
INT64_C(0254000000000)+I_AC, INT64_C(0255000000000)+I_AC, INT64_C(0256000000000)+I_AC, INT64_C(0257000000000)+I_AC,
|
|
INT64_C(0260000000000)+I_AC, INT64_C(0261000000000)+I_AC, INT64_C(0262000000000)+I_AC, INT64_C(0263000000000)+I_AC,
|
|
INT64_C(0264000000000)+I_AC, INT64_C(0265000000000)+I_AC, INT64_C(0266000000000)+I_AC, INT64_C(0267000000000)+I_AC,
|
|
INT64_C(0270000000000)+I_AC, INT64_C(0271000000000)+I_AC, INT64_C(0272000000000)+I_AC, INT64_C(0273000000000)+I_AC,
|
|
INT64_C(0274000000000)+I_AC, INT64_C(0275000000000)+I_AC, INT64_C(0276000000000)+I_AC, INT64_C(0277000000000)+I_AC,
|
|
|
|
INT64_C(0300000000000)+I_AC, INT64_C(0301000000000)+I_AC, INT64_C(0302000000000)+I_AC, INT64_C(0303000000000)+I_AC,
|
|
INT64_C(0304000000000)+I_AC, INT64_C(0305000000000)+I_AC, INT64_C(0306000000000)+I_AC, INT64_C(0307000000000)+I_AC,
|
|
INT64_C(0310000000000)+I_AC, INT64_C(0311000000000)+I_AC, INT64_C(0312000000000)+I_AC, INT64_C(0313000000000)+I_AC,
|
|
INT64_C(0314000000000)+I_AC, INT64_C(0315000000000)+I_AC, INT64_C(0316000000000)+I_AC, INT64_C(0317000000000)+I_AC,
|
|
INT64_C(0320000000000)+I_AC, INT64_C(0321000000000)+I_AC, INT64_C(0322000000000)+I_AC, INT64_C(0323000000000)+I_AC,
|
|
INT64_C(0324000000000)+I_AC, INT64_C(0325000000000)+I_AC, INT64_C(0326000000000)+I_AC, INT64_C(0327000000000)+I_AC,
|
|
INT64_C(0330000000000)+I_AC, INT64_C(0331000000000)+I_AC, INT64_C(0332000000000)+I_AC, INT64_C(0333000000000)+I_AC,
|
|
INT64_C(0334000000000)+I_AC, INT64_C(0335000000000)+I_AC, INT64_C(0336000000000)+I_AC, INT64_C(0337000000000)+I_AC,
|
|
INT64_C(0340000000000)+I_AC, INT64_C(0341000000000)+I_AC, INT64_C(0342000000000)+I_AC, INT64_C(0343000000000)+I_AC,
|
|
INT64_C(0344000000000)+I_AC, INT64_C(0345000000000)+I_AC, INT64_C(0346000000000)+I_AC, INT64_C(0347000000000)+I_AC,
|
|
INT64_C(0350000000000)+I_AC, INT64_C(0351000000000)+I_AC, INT64_C(0352000000000)+I_AC, INT64_C(0353000000000)+I_AC,
|
|
INT64_C(0354000000000)+I_AC, INT64_C(0355000000000)+I_AC, INT64_C(0356000000000)+I_AC, INT64_C(0357000000000)+I_AC,
|
|
INT64_C(0360000000000)+I_AC, INT64_C(0361000000000)+I_AC, INT64_C(0362000000000)+I_AC, INT64_C(0363000000000)+I_AC,
|
|
INT64_C(0364000000000)+I_AC, INT64_C(0365000000000)+I_AC, INT64_C(0366000000000)+I_AC, INT64_C(0367000000000)+I_AC,
|
|
INT64_C(0370000000000)+I_AC, INT64_C(0371000000000)+I_AC, INT64_C(0372000000000)+I_AC, INT64_C(0373000000000)+I_AC,
|
|
INT64_C(0374000000000)+I_AC, INT64_C(0375000000000)+I_AC, INT64_C(0376000000000)+I_AC, INT64_C(0377000000000)+I_AC,
|
|
|
|
INT64_C(0400000000000)+I_AC, INT64_C(0401000000000)+I_AC, INT64_C(0402000000000)+I_AC, INT64_C(0403000000000)+I_AC,
|
|
INT64_C(0404000000000)+I_AC, INT64_C(0405000000000)+I_AC, INT64_C(0406000000000)+I_AC, INT64_C(0407000000000)+I_AC,
|
|
INT64_C(0410000000000)+I_AC, INT64_C(0411000000000)+I_AC, INT64_C(0412000000000)+I_AC, INT64_C(0413000000000)+I_AC,
|
|
INT64_C(0414000000000)+I_AC, INT64_C(0415000000000)+I_AC, INT64_C(0416000000000)+I_AC, INT64_C(0417000000000)+I_AC,
|
|
INT64_C(0420000000000)+I_AC, INT64_C(0421000000000)+I_AC, INT64_C(0422000000000)+I_AC, INT64_C(0423000000000)+I_AC,
|
|
INT64_C(0424000000000)+I_AC, INT64_C(0425000000000)+I_AC, INT64_C(0426000000000)+I_AC, INT64_C(0427000000000)+I_AC,
|
|
INT64_C(0430000000000)+I_AC, INT64_C(0431000000000)+I_AC, INT64_C(0432000000000)+I_AC, INT64_C(0433000000000)+I_AC,
|
|
INT64_C(0434000000000)+I_AC, INT64_C(0435000000000)+I_AC, INT64_C(0436000000000)+I_AC, INT64_C(0437000000000)+I_AC,
|
|
INT64_C(0440000000000)+I_AC, INT64_C(0441000000000)+I_AC, INT64_C(0442000000000)+I_AC, INT64_C(0443000000000)+I_AC,
|
|
INT64_C(0444000000000)+I_AC, INT64_C(0445000000000)+I_AC, INT64_C(0446000000000)+I_AC, INT64_C(0447000000000)+I_AC,
|
|
INT64_C(0450000000000)+I_AC, INT64_C(0451000000000)+I_AC, INT64_C(0452000000000)+I_AC, INT64_C(0453000000000)+I_AC,
|
|
INT64_C(0454000000000)+I_AC, INT64_C(0455000000000)+I_AC, INT64_C(0456000000000)+I_AC, INT64_C(0457000000000)+I_AC,
|
|
INT64_C(0460000000000)+I_AC, INT64_C(0461000000000)+I_AC, INT64_C(0462000000000)+I_AC, INT64_C(0463000000000)+I_AC,
|
|
INT64_C(0464000000000)+I_AC, INT64_C(0465000000000)+I_AC, INT64_C(0466000000000)+I_AC, INT64_C(0467000000000)+I_AC,
|
|
INT64_C(0470000000000)+I_AC, INT64_C(0471000000000)+I_AC, INT64_C(0472000000000)+I_AC, INT64_C(0473000000000)+I_AC,
|
|
INT64_C(0474000000000)+I_AC, INT64_C(0475000000000)+I_AC, INT64_C(0476000000000)+I_AC, INT64_C(0477000000000)+I_AC,
|
|
|
|
INT64_C(0500000000000)+I_AC, INT64_C(0501000000000)+I_AC, INT64_C(0502000000000)+I_AC, INT64_C(0503000000000)+I_AC,
|
|
INT64_C(0504000000000)+I_AC, INT64_C(0505000000000)+I_AC, INT64_C(0506000000000)+I_AC, INT64_C(0507000000000)+I_AC,
|
|
INT64_C(0510000000000)+I_AC, INT64_C(0511000000000)+I_AC, INT64_C(0512000000000)+I_AC, INT64_C(0513000000000)+I_AC,
|
|
INT64_C(0514000000000)+I_AC, INT64_C(0515000000000)+I_AC, INT64_C(0516000000000)+I_AC, INT64_C(0517000000000)+I_AC,
|
|
INT64_C(0520000000000)+I_AC, INT64_C(0521000000000)+I_AC, INT64_C(0522000000000)+I_AC, INT64_C(0523000000000)+I_AC,
|
|
INT64_C(0524000000000)+I_AC, INT64_C(0525000000000)+I_AC, INT64_C(0526000000000)+I_AC, INT64_C(0527000000000)+I_AC,
|
|
INT64_C(0530000000000)+I_AC, INT64_C(0531000000000)+I_AC, INT64_C(0532000000000)+I_AC, INT64_C(0533000000000)+I_AC,
|
|
INT64_C(0534000000000)+I_AC, INT64_C(0535000000000)+I_AC, INT64_C(0536000000000)+I_AC, INT64_C(0537000000000)+I_AC,
|
|
INT64_C(0540000000000)+I_AC, INT64_C(0541000000000)+I_AC, INT64_C(0542000000000)+I_AC, INT64_C(0543000000000)+I_AC,
|
|
INT64_C(0544000000000)+I_AC, INT64_C(0545000000000)+I_AC, INT64_C(0546000000000)+I_AC, INT64_C(0547000000000)+I_AC,
|
|
INT64_C(0550000000000)+I_AC, INT64_C(0551000000000)+I_AC, INT64_C(0552000000000)+I_AC, INT64_C(0553000000000)+I_AC,
|
|
INT64_C(0554000000000)+I_AC, INT64_C(0555000000000)+I_AC, INT64_C(0556000000000)+I_AC, INT64_C(0557000000000)+I_AC,
|
|
INT64_C(0560000000000)+I_AC, INT64_C(0561000000000)+I_AC, INT64_C(0562000000000)+I_AC, INT64_C(0563000000000)+I_AC,
|
|
INT64_C(0564000000000)+I_AC, INT64_C(0565000000000)+I_AC, INT64_C(0566000000000)+I_AC, INT64_C(0567000000000)+I_AC,
|
|
INT64_C(0570000000000)+I_AC, INT64_C(0571000000000)+I_AC, INT64_C(0572000000000)+I_AC, INT64_C(0573000000000)+I_AC,
|
|
INT64_C(0574000000000)+I_AC, INT64_C(0575000000000)+I_AC, INT64_C(0576000000000)+I_AC, INT64_C(0577000000000)+I_AC,
|
|
|
|
INT64_C(0600000000000)+I_AC, INT64_C(0601000000000)+I_AC, INT64_C(0602000000000)+I_AC, INT64_C(0603000000000)+I_AC,
|
|
INT64_C(0604000000000)+I_AC, INT64_C(0605000000000)+I_AC, INT64_C(0606000000000)+I_AC, INT64_C(0607000000000)+I_AC,
|
|
INT64_C(0610000000000)+I_AC, INT64_C(0611000000000)+I_AC, INT64_C(0612000000000)+I_AC, INT64_C(0613000000000)+I_AC,
|
|
INT64_C(0614000000000)+I_AC, INT64_C(0615000000000)+I_AC, INT64_C(0616000000000)+I_AC, INT64_C(0617000000000)+I_AC,
|
|
INT64_C(0620000000000)+I_AC, INT64_C(0621000000000)+I_AC, INT64_C(0622000000000)+I_AC, INT64_C(0623000000000)+I_AC,
|
|
INT64_C(0624000000000)+I_AC, INT64_C(0625000000000)+I_AC, INT64_C(0626000000000)+I_AC, INT64_C(0627000000000)+I_AC,
|
|
INT64_C(0630000000000)+I_AC, INT64_C(0631000000000)+I_AC, INT64_C(0632000000000)+I_AC, INT64_C(0633000000000)+I_AC,
|
|
INT64_C(0634000000000)+I_AC, INT64_C(0635000000000)+I_AC, INT64_C(0636000000000)+I_AC, INT64_C(0637000000000)+I_AC,
|
|
INT64_C(0640000000000)+I_AC, INT64_C(0641000000000)+I_AC, INT64_C(0642000000000)+I_AC, INT64_C(0643000000000)+I_AC,
|
|
INT64_C(0644000000000)+I_AC, INT64_C(0645000000000)+I_AC, INT64_C(0646000000000)+I_AC, INT64_C(0647000000000)+I_AC,
|
|
INT64_C(0650000000000)+I_AC, INT64_C(0651000000000)+I_AC, INT64_C(0652000000000)+I_AC, INT64_C(0653000000000)+I_AC,
|
|
INT64_C(0654000000000)+I_AC, INT64_C(0655000000000)+I_AC, INT64_C(0656000000000)+I_AC, INT64_C(0657000000000)+I_AC,
|
|
INT64_C(0660000000000)+I_AC, INT64_C(0661000000000)+I_AC, INT64_C(0662000000000)+I_AC, INT64_C(0663000000000)+I_AC,
|
|
INT64_C(0664000000000)+I_AC, INT64_C(0665000000000)+I_AC, INT64_C(0666000000000)+I_AC, INT64_C(0667000000000)+I_AC,
|
|
INT64_C(0670000000000)+I_AC, INT64_C(0671000000000)+I_AC, INT64_C(0672000000000)+I_AC, INT64_C(0673000000000)+I_AC,
|
|
INT64_C(0674000000000)+I_AC, INT64_C(0675000000000)+I_AC, INT64_C(0676000000000)+I_AC, INT64_C(0677000000000)+I_AC,
|
|
|
|
INT64_C(0704000000000)+I_AC, INT64_C(0705000000000)+I_AC,
|
|
INT64_C(0710000000000)+I_AC, INT64_C(0711000000000)+I_AC, INT64_C(0712000000000)+I_AC, INT64_C(0713000000000)+I_AC,
|
|
INT64_C(0714000000000)+I_AC, INT64_C(0715000000000)+I_AC, INT64_C(0716000000000)+I_AC, INT64_C(0717000000000)+I_AC,
|
|
INT64_C(0720000000000)+I_AC, INT64_C(0721000000000)+I_AC, INT64_C(0722000000000)+I_AC, INT64_C(0723000000000)+I_AC,
|
|
INT64_C(0724000000000)+I_AC, INT64_C(0725000000000)+I_AC,
|
|
|
|
INT64_C(0700000000000)+I_IO, INT64_C(0700040000000)+I_IO, INT64_C(0700100000000)+I_IO, INT64_C(0700140000000)+I_IO,
|
|
INT64_C(0700200000000)+I_IO, INT64_C(0700240000000)+I_IO, INT64_C(0700300000000)+I_IO, INT64_C(0700340000000)+I_IO,
|
|
|
|
INT64_C(0400000000000)+I_AC, INT64_C(0401000000000)+I_AC, INT64_C(0402000000000)+I_AC, INT64_C(0403000000000)+I_AC,
|
|
INT64_C(0434000000000)+I_AC, INT64_C(0435000000000)+I_AC, INT64_C(0436000000000)+I_AC, INT64_C(0437000000000)+I_AC,
|
|
INT64_C(0415000000000)+I_AC, INT64_C(0501000000000)+I_AC,
|
|
|
|
INT64_C(0001000000000)+I_AC, INT64_C(0002000000000)+I_AC, INT64_C(0003000000000)+I_AC,
|
|
INT64_C(0004000000000)+I_AC, INT64_C(0005000000000)+I_AC, INT64_C(0006000000000)+I_AC, INT64_C(0007000000000)+I_AC,
|
|
INT64_C(0010000000000)+I_AC, INT64_C(0011000000000)+I_AC, INT64_C(0012000000000)+I_AC, INT64_C(0013000000000)+I_AC,
|
|
INT64_C(0014000000000)+I_AC, INT64_C(0015000000000)+I_AC, INT64_C(0016000000000)+I_AC, INT64_C(0017000000000)+I_AC,
|
|
INT64_C(0020000000000)+I_AC, INT64_C(0021000000000)+I_AC, INT64_C(0022000000000)+I_AC, INT64_C(0023000000000)+I_AC,
|
|
INT64_C(0024000000000)+I_AC, INT64_C(0025000000000)+I_AC, INT64_C(0026000000000)+I_AC, INT64_C(0027000000000)+I_AC,
|
|
INT64_C(0030000000000)+I_AC, INT64_C(0031000000000)+I_AC,
|
|
-INT64_C(1)
|
|
};
|
|
|
|
#define NUMDEV 6
|
|
|
|
static const char *devnam[NUMDEV] = {
|
|
"APR", "PI", "PAG", "CCA", "TIM", "MTR"
|
|
};
|
|
|
|
/* Symbolic decode
|
|
|
|
Inputs:
|
|
*of = output stream
|
|
addr = current PC
|
|
*val = pointer to values
|
|
*uptr = pointer to unit
|
|
sw = switches
|
|
Outputs:
|
|
return = status code
|
|
*/
|
|
|
|
#define FMTASC(x) ((x) < 040)? "<%03o>": "%c", (x)
|
|
#define SIXTOASC(x) ((x) + 040)
|
|
|
|
t_stat fprint_sym (FILE *of, t_addr addr, t_value *val,
|
|
UNIT *uptr, int32 sw)
|
|
{
|
|
int32 i, j, c, ac, xr, y, dev;
|
|
d10 inst;
|
|
|
|
inst = val[0];
|
|
if (sw & SWMASK ('A')) { /* ASCII? */
|
|
if (inst > 0377)
|
|
return SCPE_ARG;
|
|
fprintf (of, FMTASC ((int32) (inst & 0177)));
|
|
return SCPE_OK;
|
|
}
|
|
if (sw & SWMASK ('C')) { /* character? */
|
|
for (i = 30; i >= 0; i = i - 6) {
|
|
c = (int32) ((inst >> i) & 077);
|
|
fprintf (of, "%c", SIXTOASC (c));
|
|
}
|
|
return SCPE_OK;
|
|
}
|
|
if (sw & SWMASK ('P')) { /* packed? */
|
|
for (i = 29; i >= 0; i = i - 7) {
|
|
c = (int32) ((inst >> i) & 0177);
|
|
fprintf (of, FMTASC (c));
|
|
}
|
|
return SCPE_OK;
|
|
}
|
|
if (!(sw & SWMASK ('M')))
|
|
return SCPE_ARG;
|
|
|
|
/* Instruction decode */
|
|
|
|
ac = GET_AC (inst);
|
|
xr = GET_XR (inst);
|
|
y = GET_ADDR (inst);
|
|
dev = GET_DEV (inst);
|
|
for (i = 0; opc_val[i] >= 0; i++) { /* loop thru ops */
|
|
j = (int32) ((opc_val[i] >> I_V_FL) & I_M_FL); /* get class */
|
|
if (((opc_val[i] & DMASK) == (inst & masks[j])) && /* match? */
|
|
(((opc_val[i] & I_ITS) == 0) || Q_ITS)) {
|
|
fprintf (of, "%s ", opcode[i]); /* opcode */
|
|
switch (j) { /* case on class */
|
|
|
|
case I_V_AC: /* AC + address */
|
|
fprintf (of, "%-o,", ac); /* print AC, fall thru */
|
|
case I_V_OP: /* address only */
|
|
if (inst & INST_IND)
|
|
fprintf (of, "@");
|
|
if (xr)
|
|
fprintf (of, "%-o(%-o)", y, xr);
|
|
else fprintf (of, "%-o", y);
|
|
break;
|
|
|
|
case I_V_IO: /* I/O */
|
|
if (dev < NUMDEV)
|
|
fprintf (of, "%s,", devnam[dev]);
|
|
else fprintf (of, "%-o,", dev);
|
|
if (inst & INST_IND)
|
|
fprintf (of, "@");
|
|
if (xr)
|
|
fprintf (of, "%-o(%-o)", y, xr);
|
|
else fprintf (of, "%-o", y);
|
|
break;
|
|
} /* end case */
|
|
return SCPE_OK;
|
|
} /* end if */
|
|
} /* end for */
|
|
return SCPE_ARG;
|
|
}
|
|
|
|
/* Get operand, including indirect and index
|
|
|
|
Inputs:
|
|
*cptr = pointer to input string
|
|
*status = pointer to error status
|
|
Outputs:
|
|
val = output value
|
|
*/
|
|
|
|
t_value get_opnd (CONST char *cptr, t_stat *status)
|
|
{
|
|
int32 sign = 0;
|
|
t_value val, xr = 0, ind = 0;
|
|
CONST char *tptr;
|
|
|
|
*status = SCPE_ARG; /* assume fail */
|
|
if (*cptr == '@') {
|
|
ind = INST_IND;
|
|
cptr++;
|
|
}
|
|
if (*cptr == '+')
|
|
cptr++;
|
|
else if (*cptr == '-') {
|
|
sign = 1;
|
|
cptr++;
|
|
}
|
|
val = strtotv (cptr, &tptr, 8);
|
|
if (val > 0777777)
|
|
return 0;
|
|
if (sign)
|
|
val = (~val + 1) & 0777777;
|
|
cptr = tptr;
|
|
if (*cptr == '(') {
|
|
cptr++;
|
|
xr = strtotv (cptr, &tptr, 8);
|
|
if ((cptr == tptr) || (*tptr != ')') ||
|
|
(xr > AC_NUM) || (xr == 0))
|
|
return 0;
|
|
cptr = ++tptr;
|
|
}
|
|
if (*cptr == 0)
|
|
*status = SCPE_OK;
|
|
return (ind | (xr << 18) | val);
|
|
}
|
|
|
|
/* Symbolic input
|
|
|
|
Inputs:
|
|
*cptr = pointer to input string
|
|
addr = current PC
|
|
uptr = pointer to unit
|
|
*val = pointer to output values
|
|
sw = switches
|
|
Outputs:
|
|
status = error status
|
|
*/
|
|
|
|
t_stat parse_sym (CONST char *cptr, t_addr addr, UNIT *uptr, t_value *val, int32 sw)
|
|
{
|
|
int32 i, j;
|
|
t_value ac, dev;
|
|
t_stat r;
|
|
char gbuf[CBUFSIZE], cbuf[2*CBUFSIZE];
|
|
|
|
while (isspace (*cptr)) cptr++;
|
|
memset (cbuf, '\0', sizeof(cbuf));
|
|
strncpy (cbuf, cptr, sizeof(cbuf)-7);
|
|
cptr = cbuf;
|
|
if ((sw & SWMASK ('A')) || ((*cptr == '\'') && cptr++)) { /* ASCII char? */
|
|
if (cptr[0] == 0) /* must have 1 char */
|
|
return SCPE_ARG;
|
|
val[0] = (t_value) cptr[0];
|
|
return SCPE_OK;
|
|
}
|
|
if ((sw & SWMASK ('C')) || ((*cptr == '"') && cptr++)) { /* sixbit string? */
|
|
if (cptr[0] == 0) /* must have 1 char */
|
|
return SCPE_ARG;
|
|
for (i = 0; i < 6; i++) {
|
|
val[0] = (val[0] << 6);
|
|
if (cptr[i]) val[0] = val[0] |
|
|
((t_value) ((cptr[i] + 040) & 077));
|
|
}
|
|
return SCPE_OK;
|
|
}
|
|
if ((sw & SWMASK ('P')) || ((*cptr == '#') && cptr++)) { /* packed string? */
|
|
if (cptr[0] == 0) /* must have 1 char */
|
|
return SCPE_ARG;
|
|
for (i = 0; i < 5; i++)
|
|
val[0] = (val[0] << 7) | ((t_value) cptr[i]);
|
|
val[0] = val[0] << 1;
|
|
return SCPE_OK;
|
|
}
|
|
|
|
/* Instruction parse */
|
|
|
|
cptr = get_glyph (cptr, gbuf, 0); /* get opcode */
|
|
for (i = 0; (opcode[i] != NULL) && (strcmp (opcode[i], gbuf) != 0) ; i++) ;
|
|
if (opcode[i] == NULL)
|
|
return SCPE_ARG;
|
|
val[0] = opc_val[i] & DMASK; /* get value */
|
|
j = (int32) ((opc_val[i] >> I_V_FL) & I_M_FL); /* get class */
|
|
switch (j) { /* case on class */
|
|
|
|
case I_V_AC: /* AC + operand */
|
|
if (strchr (cptr, ',')) { /* AC specified? */
|
|
cptr = get_glyph (cptr, gbuf, ','); /* get glyph */
|
|
if (gbuf[0]) { /* can be omitted */
|
|
ac = get_uint (gbuf, 8, AC_NUM - 1, &r);
|
|
if (r != SCPE_OK)
|
|
return SCPE_ARG;
|
|
val[0] = val[0] | (ac << INST_V_AC);
|
|
}
|
|
} /* fall through */
|
|
case I_V_OP: /* operand */
|
|
cptr = get_glyph (cptr, gbuf, 0);
|
|
val[0] = val[0] | get_opnd (gbuf, &r);
|
|
if (r != SCPE_OK)
|
|
return SCPE_ARG;
|
|
break;
|
|
|
|
case I_V_IO: /* I/O */
|
|
cptr = get_glyph (cptr, gbuf, ','); /* get glyph */
|
|
for (dev = 0; (dev < NUMDEV) && (strcmp (devnam[dev], gbuf) != 0); dev++);
|
|
if (dev >= NUMDEV) {
|
|
dev = get_uint (gbuf, 8, INST_M_DEV, &r);
|
|
if (r != SCPE_OK)
|
|
return SCPE_ARG;
|
|
}
|
|
val[0] = val[0] | (dev << INST_V_DEV);
|
|
cptr = get_glyph (cptr, gbuf, 0);
|
|
val[0] = val[0] | get_opnd (gbuf, &r);
|
|
if (r != SCPE_OK)
|
|
return SCPE_ARG;
|
|
break;
|
|
} /* end case */
|
|
|
|
if (*cptr != 0) /* junk at end? */
|
|
return SCPE_ARG;
|
|
return SCPE_OK;
|
|
}
|