AltairZ80: Clean up of fall through comments
This commit is contained in:
parent
490b4d0583
commit
7a46fcf17c
4 changed files with 19 additions and 8 deletions
|
@ -781,12 +781,18 @@ uint8 I8272_Write(const uint32 Addr, uint8 cData)
|
||||||
|
|
||||||
if(i8272_info->fdc_phase == EXEC_PHASE) {
|
if(i8272_info->fdc_phase == EXEC_PHASE) {
|
||||||
switch(i8272_info->cmd[0] & 0x1F) {
|
switch(i8272_info->cmd[0] & 0x1F) {
|
||||||
case I8272_READ_TRACK: /* intentional fallthrough */
|
case I8272_READ_TRACK:
|
||||||
sim_printf("I8272: " ADDRESS_FORMAT " Read a track (untested.)" NLP, PCX);
|
sim_printf("I8272: " ADDRESS_FORMAT " Read a track (untested.)" NLP, PCX);
|
||||||
i8272_info->fdc_sector = 1; /* Read entire track from sector 1...eot */
|
i8272_info->fdc_sector = 1; /* Read entire track from sector 1...eot */
|
||||||
case I8272_READ_DATA: /* intentional fallthrough */
|
/* fall through */
|
||||||
case I8272_READ_DELETED_DATA: /* intentional fallthrough */
|
|
||||||
|
case I8272_READ_DATA:
|
||||||
|
/* fall through */
|
||||||
|
|
||||||
|
case I8272_READ_DELETED_DATA:
|
||||||
disk_read = 1;
|
disk_read = 1;
|
||||||
|
/* fall through */
|
||||||
|
|
||||||
case I8272_WRITE_DATA:
|
case I8272_WRITE_DATA:
|
||||||
case I8272_WRITE_DELETED_DATA:
|
case I8272_WRITE_DELETED_DATA:
|
||||||
for(;i8272_info->fdc_sector<=i8272_info->fdc_eot;i8272_info->fdc_sector++) {
|
for(;i8272_info->fdc_sector<=i8272_info->fdc_eot;i8272_info->fdc_sector++) {
|
||||||
|
|
|
@ -3288,7 +3288,8 @@ unsigned int m68k_is_valid_instruction(unsigned int instruction, unsigned int cp
|
||||||
if(g_instruction_table[instruction] == d68010_moves_32)
|
if(g_instruction_table[instruction] == d68010_moves_32)
|
||||||
return 0;
|
return 0;
|
||||||
if(g_instruction_table[instruction] == d68010_rtd)
|
if(g_instruction_table[instruction] == d68010_rtd)
|
||||||
return 0; /* intentional fallthrough, older models have more invalid instructions */
|
return 0; /* older models have more invalid instructions */
|
||||||
|
/* fall through */
|
||||||
case M68K_CPU_TYPE_68010:
|
case M68K_CPU_TYPE_68010:
|
||||||
if(g_instruction_table[instruction] == d68020_bcc_32)
|
if(g_instruction_table[instruction] == d68020_bcc_32)
|
||||||
return 0;
|
return 0;
|
||||||
|
|
|
@ -361,7 +361,8 @@ static uint8 HDC1001_Write(const uint32 Addr, uint8 cData)
|
||||||
|
|
||||||
switch(Addr & 0x07) {
|
switch(Addr & 0x07) {
|
||||||
case TF_SDH:
|
case TF_SDH:
|
||||||
hdc1001_info->sel_drive = (cData >> 3) & 0x03; /* intentional fallthrough */
|
hdc1001_info->sel_drive = (cData >> 3) & 0x03;
|
||||||
|
/* fall through */
|
||||||
case TF_DATA:
|
case TF_DATA:
|
||||||
case TF_ERROR:
|
case TF_ERROR:
|
||||||
case TF_SECNT:
|
case TF_SECNT:
|
||||||
|
|
|
@ -304,7 +304,8 @@ static uint8 SS1_Read(const uint32 Addr)
|
||||||
|
|
||||||
switch(Addr & 0x0F) {
|
switch(Addr & 0x0F) {
|
||||||
case SS1_S8259_L:
|
case SS1_S8259_L:
|
||||||
sel_pic = SLAVE_PIC; /* intentional fallthrough */
|
sel_pic = SLAVE_PIC;
|
||||||
|
/* fall through */
|
||||||
case SS1_M8259_L:
|
case SS1_M8259_L:
|
||||||
if((ss1_pic[sel_pic].OCW3 & 0x03) == 0x03) {
|
if((ss1_pic[sel_pic].OCW3 & 0x03) == 0x03) {
|
||||||
cData = ss1_pic[sel_pic].ISR;
|
cData = ss1_pic[sel_pic].ISR;
|
||||||
|
@ -319,7 +320,8 @@ static uint8 SS1_Read(const uint32 Addr)
|
||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
case SS1_S8259_H:
|
case SS1_S8259_H:
|
||||||
sel_pic = SLAVE_PIC; /* intentional fallthrough */
|
sel_pic = SLAVE_PIC;
|
||||||
|
/* fall through */
|
||||||
case SS1_M8259_H:
|
case SS1_M8259_H:
|
||||||
cData = ss1_pic[sel_pic].IMR;
|
cData = ss1_pic[sel_pic].IMR;
|
||||||
sim_debug(PIC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT
|
sim_debug(PIC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT
|
||||||
|
@ -457,7 +459,8 @@ static uint8 SS1_Write(const uint32 Addr, uint8 cData)
|
||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
case SS1_S8259_H:
|
case SS1_S8259_H:
|
||||||
sel_pic = SLAVE_PIC; /* intentional fallthrough */
|
sel_pic = SLAVE_PIC;
|
||||||
|
/* fall through */
|
||||||
case SS1_M8259_H:
|
case SS1_M8259_H:
|
||||||
if(ss1_pic[sel_pic].config_cnt == 0) {
|
if(ss1_pic[sel_pic].config_cnt == 0) {
|
||||||
sim_debug(PIC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT " WR: %s PIC IMR=0x%02x.\n", PCX, (sel_pic ? "Slave " : "Master"), cData);
|
sim_debug(PIC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT " WR: %s PIC IMR=0x%02x.\n", PCX, (sel_pic ? "Slave " : "Master"), cData);
|
||||||
|
|
Loading…
Add table
Reference in a new issue