folkert van heusden
|
710cf2bbad
|
SBC for registers fix
|
2022-06-12 22:00:45 +02:00 |
|
folkert van heusden
|
5ea14bddd3
|
micro opt
|
2022-06-11 19:29:06 +02:00 |
|
folkert van heusden
|
c20b9554d8
|
streamlined get/set_Register
|
2022-06-11 16:02:55 +02:00 |
|
folkert van heusden
|
7a9ccc651b
|
logging facility - remove \n & reduce logging when not needed
|
2022-06-11 09:44:00 +02:00 |
|
folkert van heusden
|
92d96a4d43
|
logging facility
|
2022-06-11 09:35:30 +02:00 |
|
folkert van heusden
|
dd3b1d9d66
|
Renamed 'FIXME' to 'TODO' for a few cases: they're really TODOs and
lgtm.com complains about them.
|
2022-06-11 08:59:07 +02:00 |
|
folkert van heusden
|
2d7f202530
|
use of iterate after erase
|
2022-06-11 08:47:24 +02:00 |
|
folkert van heusden
|
8d8af7153b
|
Event handling (stop/interrupt) clean-up
|
2022-06-10 20:59:36 +02:00 |
|
folkert van heusden
|
ee8d772426
|
MFPI/MTPI require special handling for SP
|
2022-06-10 20:30:18 +02:00 |
|
folkert van heusden
|
94181e94bd
|
KW11-L
|
2022-06-09 19:10:22 +02:00 |
|
folkert van heusden
|
3466cefbed
|
MUL: clear V-flag and correct setting of result in registers
|
2022-06-09 14:46:20 +02:00 |
|
folkert van heusden
|
bb6e599813
|
HI/LO were swapped for MUL
|
2022-06-09 14:02:49 +02:00 |
|
folkert van heusden
|
8e6eae64da
|
instructions with two registers to work on are R[nr] and R[nr | 1] (not + 1)
|
2022-06-09 12:39:52 +02:00 |
|
folkert van heusden
|
f4b7f0a3cd
|
fix for ASHC on negative value
|
2022-06-09 09:46:20 +02:00 |
|
folkert van heusden
|
d243364743
|
ASHC: set V flag, correction for shift value
|
2022-06-09 08:48:30 +02:00 |
|
folkert van heusden
|
5770bdc263
|
ASH now bug-free?
|
2022-06-08 22:09:11 +02:00 |
|
folkert van heusden
|
782095555d
|
ASH fixes
- lower 6 bit are addressing mode + register number
- fix for sign-bit extension
To do: flags
|
2022-06-03 18:46:04 +02:00 |
|
folkert van heusden
|
649516df18
|
MARK versus MTPS
|
2022-06-03 11:48:06 +02:00 |
|
folkert van heusden
|
1e748d3d37
|
All write-access to 0177776 should not affect the flag registers
|
2022-06-02 22:22:05 +02:00 |
|
folkert van heusden
|
5a77604127
|
MOV(B) to 0177776 should not set the flags
|
2022-06-02 21:42:55 +02:00 |
|
folkert van heusden
|
3df8aea12c
|
Split 'step()' into _a and _b so to prevent confusing disassembly of an
instruction that won't be executed anyway due to an interrupt/trap.
|
2022-04-30 12:16:19 +02:00 |
|
folkert van heusden
|
5a4057f6a1
|
trap: always register deltas unless error set in MMR0
|
2022-04-14 17:50:18 +02:00 |
|
folkert van heusden
|
1673548c37
|
MMR1/2
|
2022-04-13 23:38:46 +02:00 |
|
folkert van heusden
|
a90547c3d1
|
micro-opt
|
2022-04-13 20:53:54 +02:00 |
|
folkert van heusden
|
841d0d9720
|
RESET clears the interrupt-queue
|
2022-04-13 17:48:49 +02:00 |
|
folkert van heusden
|
b8c7d78ed6
|
cleaner implementation of cpu::getBitPSW
|
2022-04-12 22:10:45 +02:00 |
|
folkert van heusden
|
fe63649209
|
Merge branch 'master' into debugger
|
2022-04-12 16:00:55 +02:00 |
|
folkert van heusden
|
fbee770225
|
RTI/RTT fix (prev mode)
|
2022-04-12 15:58:37 +02:00 |
|
folkert van heusden
|
5390e54107
|
tracing: make sure a trap is logged
|
2022-04-12 12:31:22 +02:00 |
|
folkert van heusden
|
44ad6a5912
|
emulation speed
|
2022-04-12 11:17:30 +02:00 |
|
folkert van heusden
|
9462e2a72b
|
debugger commands
|
2022-04-12 10:42:39 +02:00 |
|
folkert van heusden
|
ab268f5ca6
|
i/o fixes for debugger
|
2022-04-11 22:50:05 +02:00 |
|
folkert van heusden
|
9c7632fb1c
|
breakpoints
|
2022-04-11 21:00:42 +02:00 |
|
folkert van heusden
|
9d367e02ae
|
-d is now debugger and -t is now tracing to stderr
|
2022-04-11 20:55:59 +02:00 |
|
folkert van heusden
|
17ab6d8e67
|
disassembler: do not trigger trap
|
2022-04-11 14:39:03 +02:00 |
|
folkert van heusden
|
ddb74b8f38
|
explicit 'use_prev' for bus::write()
|
2022-04-11 14:35:33 +02:00 |
|
folkert van heusden
|
f8b8bc45e6
|
explicit 'use_prev' for bus::read()
|
2022-04-11 14:32:40 +02:00 |
|
folkert van heusden
|
517f2afb9b
|
changes to make it compile on ESP32 (does currently not support "std::optional")
|
2022-04-11 14:06:35 +02:00 |
|
folkert van heusden
|
f5bea4b5dc
|
const
|
2022-04-11 13:31:22 +02:00 |
|
folkert van heusden
|
8920cb8313
|
extend debug logging with values worked with
|
2022-04-11 12:30:43 +02:00 |
|
folkert van heusden
|
c6e773b0de
|
code clean-up
|
2022-04-10 15:03:57 +02:00 |
|
folkert van heusden
|
2cbf7af7df
|
comment
|
2022-04-10 14:55:52 +02:00 |
|
folkert van heusden
|
232c7309e6
|
assert on M.PD as it is not implemented yet
|
2022-04-10 13:57:45 +02:00 |
|
folkert van heusden
|
9a4bfcfe82
|
comments
|
2022-04-09 20:21:38 +02:00 |
|
folkert van heusden
|
cfaf1e4385
|
debug
|
2022-04-08 23:39:25 +02:00 |
|
folkert van heusden
|
36e4d9273d
|
ADC(B) flag fixes
|
2022-04-01 22:24:18 +02:00 |
|
folkert van heusden
|
63c4697dee
|
SBC(B) flag fixes
|
2022-04-01 22:10:16 +02:00 |
|
folkert van heusden
|
dd634fcde8
|
fix for z-flag when doing byte / fix for c-flag for MUL
|
2022-04-01 21:33:17 +02:00 |
|
folkert van heusden
|
53a8c487b9
|
fix for typo in setPSW
|
2022-04-01 21:07:44 +02:00 |
|
folkert van heusden
|
f1a2216588
|
micro-opt
|
2022-04-01 10:00:43 +02:00 |
|